參數(shù)資料
型號(hào)： MC916X1CTH16B1
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
封裝： QFP-120
文件頁數(shù)： 158/172頁
文件大?。?/td> 1200K
代理商： MC916X1CTH16B1
MOTOROLA
MC68HC916X1
86
MC68HC916X1TS/D
ADSTAT contains information related to the status of a conversion sequence.
SCF — Sequence Complete Flag
0 = Sequence not complete
1 = Sequence complete
SCF is set at the end of the conversion sequence when SCAN is cleared, and at the end of the first
conversion sequence when SCAN is set. SCF is cleared when ADCTL1 is written and a new conversion
sequence begins.
CCTR[2:0] — Conversion Counter Field
This field reflects the contents of the conversion counter pointer in either four or eight count conversion
sequence. The value corresponds to the number of the next result register to be written, and thus indi-
cates which channel is being converted.
CCF[7:0] — Conversion Complete Field
Each bit in this field corresponds to an A/D result register (CCF7 to RSLT7, etc.). A bit is set when con-
version for the corresponding channel is complete, and remains set until the result register is read.
RSLT[0:7] — A/D Result Registers
$YFF710–$YFF73E
The result registers are used to store data after conversion is complete. Each register can be read
from three different addresses in the register block. Data format depends on the address from which
it is read.
RJURR[0:7] — Unsigned Right-Justified Format
$YFF710–$YFF71F
Conversion result is unsigned right-justified data. Bits [9:0] are used for 10-bit resolution. For 8-bit
conversions, bits [7:0] contain data and bits [9:8] are zero. Bits [15:10] always return zero when
read.
LJSRR[0:7] — Signed Left-Justified Format
$YFF720–$YFF72F
Conversion result is signed left-justified data. Bits [15:6] are used for 10-bit resolution. For 8-bit con-
versions, bits [15:8] contain data and bits [7:6] are zero. Although the ADC is unipolar, it is assumed
that the zero point is halfway between low and high reference when this format is used — for pos-
itive input, bit 15 = 0, for negative input, bit 15 = 1. Bits [5:0] always return zero when read.
LJURR[0:7] — Unsigned Left-Justified Format
$YFF730–$YFF73F
Conversion result is unsigned left-justified data. Bits [15:6] are used for 10-bit resolution. For 8-bit
conversions, bits [15:8] contain data and bits [7:6] are zero. Bits [5:0] always return zero when read.
ADSTAT — ADC Status Register
$YFF70E
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SCF
NOT USED
CCTR[2:0]
CCF[7:0]
RESET:
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
SPMC916X1CTH16 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
MC68HCL05J1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1AVDWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HCP11A1CFNE3 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52
MC68HLC705KJ1C 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92052 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:FTTC User Framer
MC92053 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad FTTC Network Framer
MC92101CO 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC921G 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC92300 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:VITERBI Decoder for Digital TV
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*