MOTOROLA
MC68HC916X1
88
MC68HC916X1TS/D
6.2 GPT Address Map
6.3 Capture/Compare Unit
The capture/compare unit features three input capture channels, four output compare channels,
and one input capture/output compare channel (function selected by control register). Refer to Fig- These channels share a 16-bit free-running counter (TCNT), which derives its clock from seven
stages of a 9-stage prescaler. Refer to Figure 16.
This section also contains one pulse accumulator channel. The pulse accumulator logic includes its
own 8-bit counter and can operate in either event counting mode or gated time accumulation mode.
1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SCIMCR.
Table 44 GPT Address Map
Address
15
8
7
0
$YFF9001
GPT MODULE CONFIGURATION REGISTER (GPTMCR)
$YFF902
GPT MODULE TEST REGISTER (GPTMTR)
$YFF904
INTERRUPT CONFIGURATION REGISTER (ICR)
$YFF906
PGP DATA DIRECTION (DDRGP)
PGP DATA (PORTGP)
$YFF908
OC1 ACTION MASK (OC1M)
OC1 ACTION DATA (OC1D)
$YFF90A
TIMER COUNTER (TCNT)
$YFF90C
PULSE ACCUMULATOR CONTROL
(PACTL)
PULSE ACCUMULATOR COUNTER
(PACNT)
$YFF90E
TIMER INPUT CAPTURE 1 (TIC1)
$YFF910
TIMER INPUT CAPTURE 2 (TIC2)
$YFF912
TIMER INPUT CAPTURE 3 (TIC3)
$YFF914
TIMER OUTPUT COMPARE 1 (TOC1)
$YFF916
TIMER OUTPUT CAPTURE 2 (TOC2)
$YFF918
TIMER OUTPUT CAPTURE 3 (TOC3)
$YFF91A
TIMER OUTPUT CAPTURE 4 (TOC4)
$YFF91C
TIMER INPUT CAPTURE 4/OUTPUT COMPARE 5 (TI4/O5)
$YFF91E
TIMER CONTROL 1 (TCTL1)
TIMER CONTROL 2 (TCTL2)
$YFF920
TIMER MASK 1 (TMSK1)
TIMER MASK 2 (TMSK2)
$YFF922
TIMER FLAG 1 (TFLG1)
TIMER FLAG 2 (TFLG2)
$YFF924
FORCE COMPARE (CFORC)
PWM CONTROL C (PWMC)
$YFF926
PWMA DUTY CYCLE (PWMA)
PWMB DUTY CYCLE (PWMB)
$YFF928
PWM COUNT REGISTER (PWMCNT)
$YFF92A
PWMA BUFFER (PWMBUFA)
PWMB BUFFER (PWMBUFB)
$YFF92C
GPT PRESCALER (PRESCL)
$YFF92E–
$YFF93F
RESERVED
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.