參數(shù)資料
型號： MC68HC05L25PB
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
封裝： TQFP-52
文件頁數(shù)： 148/152頁
文件大?。?/td> 897K
代理商： MC68HC05L25PB
Register Description
MC68HC05L25 Data Sheet, Rev. 3.1
Freescale Semiconductor
95
Bits 3:1 — Reserved
These bits are reserved and always read as zero.
SPR — SPI Clock Rate Select
This is the clock rate selection bit. When set, the master mode SCK rate is the system clock divided
by 16. When clear, the rate system clock is divided by two. Reset clears this bit.
1 = System clock divided by 16
0 = System clock divided by 2
10.5.2 Serial Peripheral Status Register
SPIF — Serial Transfer Complete Flag
SPIF (serial peripheral interface flag) notifies the user that the data transfer between MC68HC05L25
and the external device has been completed. Upon completion of the data transfer, the rising edge of
the eighth serial clock pulse sets SPIF. If SPIE in the SPCR is set, the SPI interrupt (SPII) will be
generated.
While SPIF is set, all access to the SPDR is inhibited until SPSR is read by the CPU. Also, even if the
ninth serial clock is detected, the shift register (SPDR) will not operate.
Clearing the SPIF is accomplished by a software sequence of accessing the SPSR while SPIF is set
and followed by the SPDR access. (SPIF and DCOL can be cleared simultaneously.)
Reset clears this bit.
1 = Serial data transfer complete
0 = Serial data transfer in progress
DCOL — Data Collision
DCOL (data collision) notifies the user that an invalid access to the SPDR has been made. This bit is
set when an attempt was made to read or write to SPDR while a data transfer was taking place with
an external device. When DCOL is set, access to the SPDR becomes invalid. The transfer continues
uninterrupted without any effect from the SPDR access. This flag does not generate SPI interrupt. It is
read-only.
DCOL is cleared by reading the SPSR with SPIF set followed by a read or write to the SPDR. If the
last part of the clearing sequence is done after another transmission has started, DCOL will be set
again. (DCOL and SPIF can be cleared simultaneously.)
Reset clears this bit.
1 = Data collision occurred
0 = Data collision did not occur
Bits 5–0 — Reserved
These bits are unused and always read as zero.
Address:
$000B
Bit 7
654321
Bit 0
Read:
SPIF
DCOL
000000
Write:
Reset:
00000000
= Unimplemented
Figure 10-3. SPI Status Register (SPSR)
相關(guān)PDF資料
PDF描述
MC68HC05LJ5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16
MC68HC05M4CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC05M4MFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC05P1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HSC05P1ADWR2 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05L28 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05L28B 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Flexible general-purpose microcomputer
MC68HC05L2B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05L2CB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05L6 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcomputer with Liquid Crystal Driver Circuitry
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*