- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC05G1B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05G1B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封裝： | SDIP-56 |
| 文件頁數(shù)： | 68/124頁 |
| 文件大?。?/td> | 732K |
| 代理商： | MC68HC05G1B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
MOTOROLA
6-2
MC68HC05G1
CLOCKS
6
STPOSC - Stop Oscillator
1 (set)
–
Oscillator is disabled in Stop mode
0 (clear) –
Oscillator is enabled in Stop mode
PLLI
1 (set)
–
PLL clock is stable
0 (clear) –
PLL clock is not yet stable
CLKS is the bit to select CPU clock either coming from the phase lock loop or from the 32KHz
clock. During power-up or external reset, this bit is cleared to indicate that CPU clock is from the
32KHz clock. Setting the STPOSC bit will disable the oscillator in Stop mode. The following is an
example of how to use the PLL to obtain an accurate CPU clock.
BSET
7,$24
Select PLL clock for CPU.
BSET
5,$24
Select 1.302 MHz as internal bus frequency.
JSR
DELAY
Wait a moment due to finite delay of PLLI bit
BRCLR
0,$24,*
Wait until PLL clock is stable.
JMP
SERVE
Clock is now stable, go to perform jobs that
require accurate frequency (such as Timer).
The PLL consists of an on-chip VCO, a phase comparator and a programmable divide-by-N
counter. A lter is required to lter the phase comparator output to provide a DC signal to control
the VCO frequency; see Figure 6-1.
The phase comparator compares the rising edge of an 1KHz reference signal derived from the
32KHz crystal clock to the rising edge of the VCO clock after being divided by the divide-by-N
counter. When there is phase different between the two signals, the phase comparator output will
adjust the DC level input to the VCO to change the VCO frequency; see Figure 6-2. The
divide-by-N counter can be programmed to divide by different rates to obtain 4 different VCO
frequencies of 288KHz, 576KHz, 2.604MHz, and 5.208MHz. Refer to Figure 12-3 and
Figure 12-4 for external low-pass lter components.
Figure 6-1 Phase Lock Loop Block Diagram
External
Low-Pass
Filter
OSC
PHASE
DETECTOR
VCO
÷ N
PLL CLOCK FOR CPU
32.768KHz
VCOIN
PCOUT
OSC1
OSC2
1KHz
TPG
44
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705JB2DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC705JB2P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC705JB4P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC705K1CDW | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC705K1CP | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。