- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC05G1B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05G1B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封裝： | SDIP-56 |
| 文件頁數(shù)： | 60/124頁 |
| 文件大?。?/td> | 732K |
| 代理商： | MC68HC05G1B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
MOTOROLA
5-6
MC68HC05G1
INTERRUPTS
5
Code register is set. This masks further interrupts until the present one is
serviced. The service routine address is specied by the contents of $3FFA
and $3FFB.
INT1 and INT2
When the signal of the external interrupt pin, INT1 or INT2, satises the
condition selected by the INT1N & INT2N in the Miscellaneous Control
register (bits 6 & 7 of address $27) then an external interrupt occurs. The
actual processor interrupt is generated only if the interrupt mask bit of the
Condition Code register is also cleared. When the interrupt is recognized, the
current state of the processor is pushed onto the stack and the interrupt mask
bit in the Condition Code register is set. This masks further interrupts until the
present one is serviced. The service routine address is specied by the
contents of $3FF8 & $3FF9 for INT1, and $3FF4 & $3FF5 for INT2. After
servicing the interrupt, ags are cleared by writing a “1” to the corresponding
bit; otherwise the CPU will keep servicing the interrupt.
The interrupt logic recognizes negative edge transitions and pulses (special case of negative
edges) on the external interrupt lines. Figure 5-4 shows both a block diagram and timing for the
interrupt lines (IRQ, INT1, INT2) to the processor. The rst method is used if single pulses on the
interrupt line is spaced far enough apart to be serviced. The minimum time between pulses is
equal to the number of cycles required to execute the interrupt service routine plus 21 cycles.
Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine
(an RTI occurs). The second conguration shows several interrupt lines wired-OR to perform the
interrupts at the processor. Thus, if the interrupt lines remain low after servicing one interrupt, the
next interrupt is recognized.
Note:
The internal interrupt latch is cleared in the rst part of the service routine; therefore,
one (and only one) external interrupt pulse could be latched during tILIL and serviced
as soon as the I bit is cleared.
5.4.1
External Interrupt Control Register ($25)
INT1E
1 (set)
–
External interrupt INT1 enable
0 (clear) –
External interrupt INT1 disable
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$25
INT2E
INT1E
00-- ----
TPG
38
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC705JB2DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC705JB2P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC705JB4P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC705K1CDW | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC705K1CP | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP16 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復。