- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86976PF-G 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | MB86976PF-G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | PLASTIC, QFP-144 |
| 文件頁數(shù)： | 33/46頁 |
| 文件大小： | 212K |
| 代理商： | MB86976PF-G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
MB86976
Fujitsu Microelectronics, Inc.
39
Advanced 11/5/98
WAN_Rx_Frames (WAN Received Frames. Register AE)
CPU_Tx_Frames (CPU Transmit Frames. Register B0)
WAN_Tx_Frames (WAN Transmit Frames. Register B2)
CPU_HiWtr_Level (CPU High Level. Register B4)
LAN_HiWtr_Level (Lan High Level. Register B6)
WAN_HiWtr_Level (WAN High Level. Register B8)
MASTER_HiWtr_Level (Master High Level. Register BA)
Note:
The “HighWaterLevel” counters indicate the worst depth of frame “pile-up” that occurred in the FrameBuffer for that type of destination port since
the last time that register was read.
DRAM_Init_Done (DRAM Initialization Done. Register BC)
Bit
Symbol
Type
Description
15:0
WAN_Rx_Frames
R0
WAN_Receive Frames: Total number of frames received on the WAN receive port.
Bit
Symbol
Type
Description
15:0
CPU_Tx_Frames
R0
CPU Transmit Frames: Total number of frames transmitted by the CPU.
Bit
Symbol
Type
Description
15:0
WAN_Tx_Frames
R0
WAN Transmit Frames : Total number of frames transmitted by the WAN.
Bit
Symbol
Type
Description
15:0
CPU_HiWtr_Level
RO
CPU High Level: Indicates the maximum number of frames in the CPU Tx FIFO.
Bit
Symbol
Type
Description
15:0
LAN_HiWtr_Level
R0
LAN High Level: Indicates the maximum number of frames in the LAN Tx FIFO.
Bit
Symbol
Type
Description
15:0
WAN_HiWtr_Level
R0
WAN High Level: Indicates the maximum number of frames in the WAN Tx FIFO..
Bit
Symbol
Type
Description
15:0
MSTR_HiWtr_Level
R0
Master High Level: Is the sum of the LAN, WAN and CPU HiWtr_Levels.
Bit
Symbol
Type
Description
0
DRAM_Init_Done
R0
DRAM Status: Asserted when the initialization of the DRAM has taken place just after power-up.
7:1
0
N
Reserved: Unassigned.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB87033BPF | SCSI BUS CONTROLLER, PQFP80 |
| MB8867P | 21.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24 |
| MB88R157A | OTHER CLOCK GENERATOR, PDSO8 |
| MB89498PMC | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQFP100 |
| MB89F051PMC | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。