參數(shù)資料
型號(hào): MB86976PF-G
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: PLASTIC, QFP-144
文件頁數(shù): 29/46頁
文件大?。?/td> 212K
代理商: MB86976PF-G
MB86976
Fujitsu Microelectronics, Inc.
35
Advanced 11/5/98
WAN_TxControl (WAN Transmit Control. Register 72)
The way in which a frame is transmitted on the WAN transmit interface, is determined by the bits in this register.
When the WAN is disabled due to bit 4 deasserted above, the WAN port TXD will emit a continuous sequence of logic ‘ones’ (i.e. the idle
pattern).
WAN_RxControl (WAN Receive Control. Register 74)
The way in which a frame is received on the WAN receive interface, is determined by the bits in this register.
WAN_TxStatus (WAN Transmit Status. Register 76)
WAN_TxStatus is a read-only register. It will retain its value until the completion of the next transmission event, at which point it will be
updated with the new status information
Bit
Symbol
Type
Description
0
Dis_WAN_Tx_FCS
RW0
Disable the WAN Frame Check Sequence (FCS): When asserted, disables the WAN Frame
Check Sequence.
1
Dis_Zero_Bit_Ins
RW0
Disable Zero Bit Insertion: When asserted, disables the insertion of a zero bit after 5 consecutive
one’s have been transmitted on the WAN transmit interface.
3:2
WAN_Tx_Mode
RW00
Transmit mode. 00 - Compressed HDLC, 01 - HDLC, 10 - PPP, 11 - PPP-LEX.
4
WAN_Tx_ENable
RW0
WAN Transmit Enable: When asserted, enables transmission on the WAN interface.
7:5
0
N
Reserved: Unassigned.
Bit
Symbol
Type
Description
0
Dis_WAN_Rx_FCS
RW0
Disable the WAN Frame Check Sequence (FCS) verification
1
Dis_Zero_Bit_Del
RW0
Disables the removal of a zero bit after 5 consecutive one’s have been received on the WAN
receive port.
3:2
WAN_Rx_Mode
RW00
Reception mode. 00 - Compressed HDLC, 01 - HDLC, 10 - PPP, 11 - PPP-LEX.
4
WAN_Rx_ENable
RW0
WAN Receive Enable: When asserted, enables reception on the WAN interface.
7:5
0
N
Reserved: Unassigned.
Bit
Symbol
Type
Description
1:0
Tx_Mode
R00
Packet type (0 - compressed HDLC, 1 - HDCL, 2 - PPP, 3 - PPP-LEX).
7:2
0
N
Reserved: Unassigned.
相關(guān)PDF資料
PDF描述
MB87033BPF SCSI BUS CONTROLLER, PQFP80
MB8867P 21.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24
MB88R157A OTHER CLOCK GENERATOR, PDSO8
MB89498PMC 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQFP100
MB89F051PMC 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86977 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86977PFV-G-BND 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE
MB86A21PMC-G-BNDE1 制造商:FUJITSU 功能描述:
MB86A21PMC-G-JNE1 制造商:FUJITSU 功能描述:
MB86A22PMC-ES-BNDE1 制造商:FUJITSU 功能描述: