- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380303 > M80C286 (Intel Corp.) High Performance CHMOS Microprocessor With Memory Management And Protection(帶存儲管理和保護高性能16位CHMOS微處理器) PDF資料下載
參數(shù)資料
| 型號： | M80C286 |
| 廠商： | Intel Corp. |
| 英文描述： | High Performance CHMOS Microprocessor With Memory Management And Protection(帶存儲管理和保護高性能16位CHMOS微處理器) |
| 中文描述： | 高性能CHMOS微處理器存儲器管理和保護（帶存儲管理和保護高性能16位CHMOS微處理器） |
| 文件頁數(shù)： | 30/60頁 |
| 文件大小： | 957K |
| 代理商： | M80C286 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
M80C286
271103–28
NOTES:
1. Data is ignored, upper data bus, D
8
–D
15
, should not change state during this time.
2. First INTA cycle should have at least one wait state inserted to meet M8259A minimum INTA pulse width.
3. Second INTA cycle should have at least one wait state inserted to meet M8259A minimum INTA pulse width.
4. LOCK is active for the first INTA cycle to prevent a bus arbiter from releasing the bus between INTA cycles in a multi-
master system. LOCK is also active for the second INTA cycle.
5. A
23
–A
0
exits 3-state OFF during
w
2 of the second T
C
in the INTA cycle. See section on bus hold circuitry.
6. Upper data bus should not change state during this time.
Figure 30. Interrupt Acknowledge Sequence
Halt or Shutdown Cycles
The M80C286 externally indicates halt or shutdown
conditions as a bus operation. These conditions oc-
cur due to a HLT instruction or multiple protection
exceptions while attempting to execute one instruc-
tion. A halt or shutdown bus operation is signalled
when S1, S0 and COD/INTA are LOW and M/IO is
HIGH. A
1
HIGH indicates halt, and A
1
LOW indi-
cates shutdown. The 82288 bus controller does not
issue ALE, nor is READY required to terminate a halt
or shutdown bus operation.
During halt or shutdown, the M80C286 may service
PEREQ or HOLD requests. A processor extension
segment overrun exception during shutdown will in-
hibit further service of PEREQ. Either NMI or RESET
will force the M80C286 out of either halt or shut-
down. An INTR, if interrupts are enabled, or a proc-
essor extension segment overrun exception will also
force the M80C286 out of halt.
30
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M80C287 | 80-Bit CHMOS III Numeric Processor Exetension(80位CHMOS III數(shù)字處理器擴展) |
| M80C51FB | CHMOS Single-Chip 8-Bit Microcontroller(CHMOS單芯片8位微控制器) |
| M80C86 | CHMOS 16-Bit Microcontroller(16位CHMOS 微處理器) |
| M80C86-20 | CHMOS 16-Bit Microcontroller(16位CHMOS 微處理器) |
| M80C86-2 | 16-BIT CHMOS MICROPROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M80C287 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80-BIT CHMOS III NUMERIC PROCESSOR EXTENSION |
| M80C31BH | 制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space |
| M80C31F | 制造商:OK International 功能描述: |
| M80C31FV-1 | 制造商:OKI Semiconductor 功能描述:8-BIT, 16 MHZ, MICROCONTROLLER, PQFP44 |
| M80C39H | 制造商:OK International 功能描述:Electronic Component |
發(fā)布緊急采購，3分鐘左右您將得到回復。