- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98007 > M44C588 (TEMIC SEMICONDUCTORS) 4-BIT, MROM, 4 MHz, MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | M44C588 |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 4 MHz, MICROCONTROLLER |
| 文件頁數(shù)： | 31/44頁 |
| 文件大?。?/td> | 549K |
| 代理商： | M44C588 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
M44C588
Preliminary Information
TELEFUNKEN Semiconductors
Rev. A1, 11-Nov-97
37 (44)
Table 24. LCD Configuration Register (LCFR)
Code
3 2 1 0
Function
x x x 0
Mux 3:1
x x x 1
Mux 4:1
x x 0 x
Frame frequency high (64 Hz at 1/4 duty, 85 Hz at 1/3 duty)
x x 1 x
Frame frequency low (32 Hz at 1/4 duty, 43 Hz at 1/3 duty)
0 0 x x
Pump frequency 2048 Hz
0 1 x x
Pump frequency 1024 Hz
1 0 x x
Pump frequency 512 Hz
1 1 x x
Pump frequency 256 Hz
LCD Port Configuration (LPCR)
The LCD port configuration register is loaded with the SET LCD/PORT CONFIGURATION term (see table 23). The
second nibble following this term at the LCD control register (LCR) defines the port configuration as described in
table 25.
Primary register address: ’2’hex
Bit 3
Bit 2
Bit 1
Bit 0
LPCR
LPCR3
LPCR2
LPCR1
LPCR0
Reset value: 1111 b
LPCR3...LPCR0
– LCD port configuration
Table 25. LCD Port configuration (LPCR)
Code
3 2 1 0
Function
0 0 0 0
Segment 32 ... 17 acts as bidirectional port
0 0 0 1
Segment 32 ... 19 acts as bidirectional port
0 0 1 0
Segment 32 ... 21 acts as bidirectional port
0 0 1 1
Segment 32 ... 23 acts as bidirectional port
0 1 0 0
Segment 32 ... 25 acts as bidirectional port
0 1 0 1
Segment 32 ... 27 acts as bidirectional port
0 1 1 1
Segment 32 ... 30 acts as bidirectional port
1 x x x
LCD output only
3.2.1
Initializing the LCD Driver
After power-on the LCD driver circuitry is set automati-
cally into 3:1 multiplex drive, LCD-segment output and
powersave
mode.
This
means
all
LCD
outputs
(COM0...COM3, S01...S32) are at VSS level. The
contents of the LCD display buffer and the shadow
register are set to 0. The CLEAR/INIT term will initialise
the LCD control logic after power-on into a well-defined
state.
3.2.2
LCD operating modes
After power-on or the CLEAR/INIT term the LCD dis-
play buffer and the shadow register are loaded with 0.
With the LOAD ALL SEGMENTS term the whole
shadow register is loaded with a data nibble following the
term. To display the data at the LCD panel there are two
terms available – the DISPLAY NORMAL and the DIS-
PLAY ROTATE term. With the DISPLAY NORMAL
term the data available in the shadow register is copied to
the LCD display buffer and then displayed at the LCD
panel. The DISPLAY ROTATE works in a different way.
The data from the shadow register is moved into the LCD
display buffer and displayed. The previous data of the
LCD display buffer will be available in the shadow regis-
ter. This term is useful by displaying alternating display
information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M44C892 | 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| M48T08Y-15PC1 | 0 TIMER(S), REAL TIME CLOCK, PDMA28 |
| M48T08Y-10PC1 | 0 TIMER(S), REAL TIME CLOCK, PDMA28 |
| M48T128Y-70PM1 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| M48T128Y-85PM1 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M44C890 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44C890-H | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44S05K4F1 | 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點電鍍:Nickel |
| M44T332538880MHZ | 制造商:MEC 功能描述: |
| M44T3338880MHZ | 制造商:MEC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。