M44C588
Preliminary Information
TELEFUNKEN Semiconductors
Rev. A1, 11-Nov-97
11 (44)
the current program state. It can be triggered by either ini-
tial supply power-up, a short collapse of the power supply,
a watchdog time out, activation of the NRST input or the
occurrence of a coded reset on Port B (see figure 9).
A master reset activation will reset the interrupt enable
flag, the interrupt pending register and the interrupt active
register. During the reset phase the I/O bus control signals
are set to ’reset mode’ thereby initializing all on-chip
peripherals.
Releasing the reset results in a short call instruction (op-
code C1h) to the ROM address 008h. This activates the
initialization routine $RESET which in turn initialises all
necessary RAM variables, stack pointers and peripheral
configuration registers.
Power-on Reset
The fully integrated power-on reset circuit ensures that
the core is held in a reset state until the minimum operat-
ing supply voltage has been reached. A reset condition
will also be generated should the supply voltage drop
momentarily below the minimum operating supply.
External Reset (NRST)
An external reset can be triggered with the NRST pin. To
activate an external reset the pin should be low for a
minimum of two machine cycles.
Coded Reset (Port B)
The coded reset circuit is connected directly to the Port B
terminals. Using a mask option, the user can define a
hardwired code combination (e.g. all pins low) which, if
occurring on the Port B will generate a reset in the same
way as the NRST pin.
Note that if this option is used, the reset is not maskable
and will also trigger if the predefined code is written on
to the Port B by the CPU itself. Care should also be taken
not to generate an unwanted reset by inadvertently pass-
ing through the reset code on input transitions. This
applies especially if the pins have a high capacitive load-
ing.
Watchdog Reset
The watchdog can be activated by using a mask option
and triggers a reset with every watchdog counter over-
flow. To suppress the watchdog reset, the counter must be
regularly reset by reading the watchdog register address
(WDRES).
The CPU reacts in exactly the same manner as a reset
stimulus from any of the above sources
Port B
I/O
reset code
CPU
NRST
V
Watch-
Power-on
reset
CPU reset
rst
Pull-up
CODE *
time out
V
WD reset
* = Mask option
dog *
DD
SS
DD
96 115
Figure 9. Reset configuration
1.5
Clock Generation
1.5.1
Clock Module
The M44C588 contains a clock module with 4 different
internal oscillator types: two RC-oscillators, one 4-MHz
crystal oscillator and one 32-kHz crystal oscillator. The
pins OSCIN and OSCOUT are the interface to connect a
crystal either to the 4-MHz, or to the 32-kHz crystal
oscillator. SCLIN can be used as input for external clocks
or to connect an external trimming resistor for the
RC-oscillator 2. All necessary circuitry except the crystal
and the trimming resistor is integrated on-chip. One of