參數(shù)資料
型號(hào): M34571G4
廠商: Renesas Technology Corp.
英文描述: SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
中文描述: 單芯片4位微機(jī)的CMOS
文件頁數(shù): 44/126頁
文件大?。?/td> 1627K
代理商: M34571G4
Rev.1.02
REJ03B0179-0102
May 25, 2007
Page 44 of 124
4571 Group
RAM BACK-UP MODE
The 4571 Group has the RAM back-up mode.
When the POF instruction is executed continuously after the
EPOF instruction, system enters the RAM back-up state.
The POF instruction is equal to the NOP instruction when the
EPOF instruction is not executed before the POF instruction.
As oscillation stops retaining RAM, the function of reset circuit
and states at RAM back-up mode, current dissipation can be
reduced without losing the contents of RAM.
Table 19 shows the function and states retained at RAM back-up.
Figure 47 shows the state transition.
(1) Identification of the start condition
Warm start (return from the RAM back-up state) or cold start
(return from the normal reset state) can be identified by
examining the state of the power down flag (P) with the SNZP
instruction.
(2) Warm start condition
When the external wakeup signal is input after the system enters
the RAM back-up state by executing the EPOF instruction and
POF instruction continuously, the CPU starts executing the
program from address 0 in page 0. In this case, the P flag is “1.”
(3) Cold start condition
The CPU starts executing the program from address 0 in page 0
when;
“L” level is applied to RESET pin,
system reset (SRST) is performed,
reset by watchdog timer is performed,
reset by the built-in power-on reset circuit is performed, or
reset by the voltage drop detection circuit is performed.
In this case, the P flag is “0.”
Note 1.“O” represents that the function can be retained, and “
×
represents that the function is initialized.
Registers and flags other than the above are undefined at
RAM back-up, and set an initial value after returning.
Note 2.The stack pointer (SP) points the level of the stack register
and is initialized to “7” at RAM back-up.
Note 3.The state of the timer is undefined.
Note 4.Initialize the watchdog timer flag WDF1 with the WRST
instruction, and then set the system to be in the RAM
back-up mode.
Note 5.The voltage drop detection circuit is invalid.
Note 6.C/CNTR pin outputs “L” level. Other ports retain their
output levels.
Table 19
Functions and states retained at RAM back-up
Function
RAM back-up
Program counter (PC), stack pointer (SP)
(Table 2), carry flag (CY), registers A, B
Contents of RAM
Interrupt control registers V1, V2
Interrupt control registers I1, I2
Clock control register MR
Timer 1, Timer 2, Timer 3 function
Watchdog timer function
Timer control registers PA, W3
Timer control registers W1, W2, W5
Voltage drop detection circuit
Port level
Key-on wakeup control registers K0 to K2, L1
Pull-up control registers PU0 to PU2
Port output structure control registers FR0, FR1
External interrupt request flags (EXF0, EXF1)
Timer interrupt request flags (T1F, T2F, T3F)
Voltage drop detection circuit interrupt request
flag (VDF)
Interrupt enable flag (INTE)
Watchdog timer flags (WDF1, WDF2)
Watchdog timer enable flag (WEF)
×
O
×
O
×
(Note 3)
×
(Note 4)
×
O
(Note 5)
(Note 6)
O
O
O
×
(Note 3)
×
×
×
(Note 4)
×
(Note 4)
相關(guān)PDF資料
PDF描述
M3488Q1 256 x 256 DIGITAL SWITCHING MATRIX
M3488 256 x 256 DIGITAL SWITCHING MATRIX
M3488B1 256 x 256 DIGITAL SWITCHING MATRIX
M3493B2 CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY
M3493B1 CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34571G4FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571G4-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571G6 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571G6FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571G6-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER