Rev.1.02
REJ03B0179-0102
May 25, 2007
Page 13 of 124
4571 Group
(5) Stack registers (SKS) and stack pointer (SP)
Stack registers (SKs) are used to temporarily store the contents of
program counter (PC) just before branching until returning to the
original routine when;
branching to an interrupt service routine (referred to as an
interrupt service routine),
performing a subroutine call, or
executing the table reference instruction (TABP p).
Stack registers (SKs) are eight identical registers, so that
subroutines can be nested up to 8 levels. However, one of stack
registers is used respectively when using an interrupt service
routine and when executing a table reference instruction.
Accordingly, be careful not to over the stack when performing
these operations together. The contents of registers SKs are
destroyed when 8 levels are exceeded.
The register SK nesting level is pointed automatically by 3-bit
stack pointer (SP). The contents of the stack pointer (SP) can be
transferred to register A with the TASP instruction.
Figure 11 shows the stack registers (SKs) structure.
Figure 12 shows the example of operation at subroutine call.
(6) Interrupt stack register (SDP)
Interrupt stack register (SDP) is a 1-stage register. When an
interrupt occurs, this register (SDP) is used to temporarily store
the contents of data pointer, carry flag, skip flag, register A, and
register B just before an interrupt until returning to the original
routine.
Unlike the stack registers (SKs), this register (SDP) is not used
when executing the subroutine call instruction and the table
reference instruction.
(7) Skip flag
Skip flag controls skip decision for the conditional skip
instructions and continuous described skip instructions. When an
interrupt occurs, the contents of skip flag is stored automatically
in the interrupt stack register (SDP) and the skip condition is
retained.
Fig 11. Stack registers (SKs) structure
Fig 12. Example of operation at subroutine call
Stack pointer (SP) points “7” at reset or returning
from RAM back-up mode. It points “0” by
executing the first
BM
instruction, and the
contents of program counter is stored in SK
0
.
When the
BM
instruction is executed after eight
stack registers are used ((SP) = 7), (SP) = 0 and
the contents of SK
0
is destroyed.
Program counter (PC)
SK
0
SK
1
SK
2
SK
3
SK
4
SK
5
SK
6
SK
7
Executing
BM
instruction
Executing
RT
instruction
(SP) = 0
(SP) = 1
(SP) = 2
(SP) = 3
(SP) = 4
(SP) = 5
(SP) = 6
(SP) = 7
(SP)
(SK
0
)
(PC)
0
0001
16
SUB1
(PC)
(SP)
(SK
0
)
7
Main program
Address
0000
16
NOP
0001
16
BM SUB1
0002
16
NOP
SUB1:
NOP
·
RT
Subroutine
Note :
Returning to the
BM
instruction execution
address with the
RT
instruction, and the
BM
instruction becomes the
NOP
instruction.