- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359054 > M34571G4 (Renesas Technology Corp.) SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M34571G4 |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片4位微機的CMOS |
| 文件頁數(shù)： | 17/126頁 |
| 文件大?。?/td> | 1627K |
| 代理商： | M34571G4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Rev.1.02
REJ03B0179-0102
May 25, 2007
Page 17 of 124
4571 Group
INTERRUPT FUNCTION
The interrupt type is a vectored interrupt branching to an
individual address (interrupt address) according to each interrupt
source. An interrupt occurs when the following 3 conditions are
satisfied.
An interrupt activated condition is satisfied (request flag =
“1”)
Interrupt enable bit is enabled (“1”)
Interrupt enable flag is enabled (INTE = “1”)
Table 10 shows interrupt sources. (Refer to each interrupt request
flag for details of activated conditions.)
(1) Interrupt enable flag (INTE)
The interrupt enable flag (INTE) controls whether the every
interrupt enable/disable. Interrupts are enabled when INTE flag
is set to “1” with the EI instruction and disabled when INTE flag
is cleared to “0” with the DI instruction. When any interrupt
occurs, the INTE flag is automatically cleared to “0,” so that
other interrupts are disabled until the EI instruction is executed.
(2) Interrupt enable bit
Use an interrupt enable bit of interrupt control registers V1 and
V2 to select the corresponding interrupt or skip instruction.
Table 11 shows the interrupt request flag, interrupt enable bit and
skip instruction.
Table 12 shows the interrupt enable bit function.
(3) Interrupt request flag
When the activated condition for each interrupt is satisfied, the
corresponding interrupt request flag is set to “1.” Each interrupt
request flag except the voltage drop detection circuit interrupt
request flag is cleared to “0” when either;
an interrupt occurs, or
the next instruction is skipped with a skip instruction.
The voltage drop detection circuit interrupt request flag cannot
be cleared to “0” at the state that the activated condition is
satisfied.
Each interrupt request flag is set when the activated condition is
satisfied even if the interrupt is disabled by the INTE flag or its
interrupt enable bit. Once set, the interrupt request flag retains set
until a clear condition is satisfied.
Accordingly, an interrupt occurs when the interrupt disable state
is released while the interrupt request flag is set.
If more than one interrupt request flag is set when the interrupt
disable state is released, the interrupt priority level is as follows
shown in Table 10.
Table 10 Interrupt sources
Priority
level
Interrupt source
Interrupt
address
Interrupt name
Activated
condition
when supply
voltage goes
lower than
specified value
Level change of
INT0 pin
Level change of
INT1 pin
Timer 1
underflow
Timer 2
underflow
Timer 3
underflow
1
Voltage drop
detection circuit
interrupt
Address E
in page 1
2
External 0
interrupt
External 1
interrupt
Timer 1 interrupt
Address 0
in page 1
Address 2
in page 1
Address 4
in page 1
Address 6
in page 1
Address 8
in page 1
3
4
5
Timer 2 interrupt
6
Timer 3 interrupt
Table 11 Interrupt request flag, interrupt enable bit
and skip instruction
Interrupt name
Interrupt
request
flag
VDF
Skip
instruction
Interrupt
enable bit
Voltage drop
detection circuit
interrupt
External 0 interrupt EXF0
External 1 interrupt EXF1
Timer 1 interrupt
Timer 2 interrupt
Timer 3 interrupt
SNZVD
V2
3
SNZ0
SNZ1
SNZT1
SNZT2
SNZT3
V1
0
V1
1
V1
2
V1
3
V2
0
T1F
T2F
T3F
Table 12 Interrupt enable bit function
Interrupt enable
bit
1
0
Occurrence of
interrupt
Enabled
Disabled
Skip instruction
Invalid
Valid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3488Q1 | 256 x 256 DIGITAL SWITCHING MATRIX |
| M3488 | 256 x 256 DIGITAL SWITCHING MATRIX |
| M3488B1 | 256 x 256 DIGITAL SWITCHING MATRIX |
| M3493B2 | CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY |
| M3493B1 | CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34571G4FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G4-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G6 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G6FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G6-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。