- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359054 > M34571G4 (Renesas Technology Corp.) SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M34571G4 |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片4位微機(jī)的CMOS |
| 文件頁(yè)數(shù)： | 24/126頁(yè) |
| 文件大?。?/td> | 1627K |
| 代理商： | M34571G4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Rev.1.02
REJ03B0179-0102
May 25, 2007
Page 24 of 124
4571 Group
(4) Notes on interrupts
(1) Bit 3 of register I1
When the input of the P2
0
/INT0 pin is controlled with the
bit 3 of register I1 in software, be careful about the
following notes.
Depending on the input state of the P2
0
/INT0 pin, the external
0 interrupt request flag (EXF0) may be set when the bit 3 of
register I1 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 0 of register V1 to “0” (refer
to (1) in Figure 24) and then, change the bit 3 of register I1.
In addition, execute the SNZ0 instruction to clear the EXF0
flag to “0” after executing at least one instruction (refer to (2)
in Figure 24).
Also, set the NOP instruction for the case when a skip is
performed with the SNZ0 instruction (refer to (3) in Figure
24).
Fig 24. External 0 interrupt program example-1
(2) Bit 3 of register I1
When the bit 3 of register I1 is cleared to “0”, the RAM
back-up mode is selected and the input of INT0 pin is
disabled, be careful about the following notes.
When the INT0 pin input is disabled (register I1
3
= “0”), set
the key-on wakeup of INT0 pin to be invalid (register L1
0
=
“0”) before system enters to the RAM back-up mode. (refer to
(1) in Figure 25).
Fig 25. External 0 interrupt program example-2
(3) Bit 2 of register I1
When the interrupt valid waveform of the P2
0
/INT0 pin is
changed with the bit 2 of register I1 in software, be careful
about the following notes.
Depending on the input state of the P2
0
/INT0 pin, the external
1 interrupt request flag (EXF0) may be set when the bit 2 of
register I1 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 0 of register V1 to “0” (refer
to (1) in Figure 26) and then, change the bit 2 of register I1 is
changed.
In addition, execute the SNZ0 instruction to clear the EXF0
flag to “0” after executing at least one instruction (refer to (2)
in Figure 26).
Also, set the NOP instruction for the case when a skip is
performed with the SNZ0 instruction (refer to (3) in Figure
26).
Fig 26. External 0 interrupt program example-3
LA 4
TV1A
LA 8
TI1A
NOP
SNZ0
; (
×××
0
2
)
; The SNZ0 instruction is valid ......(1)
; (1
×××
2
)
; Control of INT0 pin input is changed
......................................................(2)
; The SNZ0 instruction is executed
(EXF0 flag cleared)
......................................................(3)
NOP
×
: these bits are not used here.
LA 0
TL1A
DI
EPOF
POF
; (
×××
0
2
)
; INT0 key-on wakeup disabled .....(1)
; RAM back-up
×
: these bits are not used here.
LA 4
TV1A
LA 12
TI1A
NOP
SNZ0
; (
×××
0
2
)
; The SNZ0 instruction is valid ......(1)
; (1
×××
2
)
; Interrupt valid waveform is changed
.......................................................(2)
; The SNZ0 instruction is executed
(EXF0 flag cleared)
.......................................................(3)
NOP
×
: these bits are not used here.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3488Q1 | 256 x 256 DIGITAL SWITCHING MATRIX |
| M3488 | 256 x 256 DIGITAL SWITCHING MATRIX |
| M3488B1 | 256 x 256 DIGITAL SWITCHING MATRIX |
| M3493B2 | CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY |
| M3493B1 | CMOS 12 X 8 CROSSPOINTWITH CONTROL MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34571G4FP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G4-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G6 | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G6FP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34571G6-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。