- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296349 > M30L0R8000B0ZAQE (STMICROELECTRONICS) 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA88 PDF資料下載
參數(shù)資料
| 型號： | M30L0R8000B0ZAQE |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA88 |
| 封裝： | 8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88 |
| 文件頁數(shù)： | 28/83頁 |
| 文件大小： | 1569K |
| 代理商： | M30L0R8000B0ZAQE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Obsolete
Product(s)
- Obsolete
Product(s)
M30L0R8000T0, M30L0R8000B0
34/83
Synchronous Burst Read Suspend. A
Syn-
chronous Burst Read operation can be suspend-
ed, freeing the data bus for other higher priority
devices. It can be suspended during the initial ac-
cess latency time (before data is output) in which
case the initial latency time can be reduced to ze-
ro, or after the device has output data. When the
Synchronous Burst Read operation is suspended,
internal array sensing continues and any previous-
ly latched internal data is retained. A burst se-
quence can be suspended and resumed as often
as required as long as the operating conditions of
the device are met.
A Synchronous Burst Read operation is suspend-
ed when Chip Enable, E, is Low and the current
address has been latched (on a Latch Enable ris-
ing edge or on a valid clock edge). The Clock sig-
nal is then halted at VIH or at VIL, and Output
Enable, G, goes High.
When Output Enable, G, becomes Low again and
the Clock signal restarts, the Synchronous Burst
Read operation is resumed exactly where it
stopped.
WAIT will revert to high-impedance when Output
Enable, G, or Chip Enable, E, goes High.
Suspend AC Waveforms, for details.
Single Synchronous Read Mode
Single Synchronous Read operations are similar
to Synchronous Burst Read operations except that
the memory outputs the same data to the end of
the operation.
Synchronous Single Reads are used to read the
Electronic Signature, Status Register, CFI, Block
Protection Status, Configuration Register Status
or Protection Register. When the addressed bank
is in Read CFI, Read Status Register or Read
Electronic Signature mode, the WAIT signal is as-
serted during the X latency, the WAIT state and at
the end of a 4, 8 and 16 Word burst. It is only de-
asserted when output data are valid.
AC Waveforms, for details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30L0T8000B0ZAQE | 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA88 |
| M31002AMLJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, LVDS OUTPUT |
| M31016AUMJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, CMOS OUTPUT |
| M31002AGMJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, CMOS OUTPUT |
| M31002BMMJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30L0R8000B0ZAQF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000B0ZAQT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0ZAQ | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0ZAQE | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。