- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296349 > M30L0R8000B0ZAQE (STMICROELECTRONICS) 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA88 PDF資料下載
參數(shù)資料
| 型號： | M30L0R8000B0ZAQE |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA88 |
| 封裝： | 8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88 |
| 文件頁數(shù)： | 22/83頁 |
| 文件大?。?/td> | 1569K |
| 代理商： | M30L0R8000B0ZAQE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Obsolete
Product(s)
- Obsolete
Product(s)
29/83
M30L0R8000T0, M30L0R8000B0
Table 11. Configuration Register
Note: 1. The combination X-Latency=2, Data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.
Bit
Description
Value
Description
CR15
Read Select
0
Synchronous Read
1
Asynchronous Read (Default at power-on)
CR14
Reserved
CR13-CR11
X-Latency
010
2 clock latency(1)
011
3 clock latency
100
4 clock latency
101
5 clock latency
110
6 clock latency
111
7 clock latency (default)
Other configurations reserved
CR10
Wait Polarity
0
WAIT is active Low
1
WAIT is active high (default)
CR9
Data Output
Configuration
0
Data held for one clock cycle
1
Data held for two clock cycles (default)1
CR8
Wait Configuration
0
WAIT is active during WAIT state
1
WAIT is active one data cycle before WAIT state (default)1
CR7
Burst Type
0
Reserved
1
Sequential (default)
CR6
Valid Clock Edge
0
Falling Clock edge
1
Rising Clock edge (default)
CR5-CR4
Reserved
CR3
Wrap Burst
0Wrap
1
No Wrap (default)
CR2-CR0
Burst Length
001
4 Words
010
8 Words
011
16 Words
111
Continuous (default)
相關PDF資料 |
PDF描述 |
|---|---|
| M30L0T8000B0ZAQE | 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA88 |
| M31002AMLJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, LVDS OUTPUT |
| M31016AUMJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, CMOS OUTPUT |
| M31002AGMJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, CMOS OUTPUT |
| M31002BMMJ1000.000000MHZ | VCXO, CLOCK, 1000 MHz, CMOS OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M30L0R8000B0ZAQF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000B0ZAQT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0ZAQ | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0ZAQE | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。