- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369884 > LXP730LE Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | LXP730LE |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 22/70頁 |
| 文件大小： | 1007K |
| 代理商： | LXP730LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
LXP730
—
Multi-Rate DSL Framer
22
Datasheet
The burst frequency of the ADPI clocks is derived from MCLK and can be adjusted by the
SAPCLKDIV (bits 6 & 7, in register 17h, FIFO_MISC).
2.11
Modes of Operation
2.11.1
Microprocessor Control (MPC) Mode
The Microprocessor Control (MPC) mode provides access for a microprocessor to configure and
control the operation of the framer. The LXP730 provides an 8-bit data bus for the purpose of
reading and writing internal registers. The registers are used to configure framer settings, to read
and write the MDSL Overhead bits and to configure interrupts and other run-time operational
functions.
The microprocessor access circuits support both MOTEL (MOTorola/IntEL) microprocessor
interfaces. A chip select signal activates the interface between the device and the microprocessor.
In the Motorola mode, the LXP730 supports the R/W and CS signals. The Motorola signal DS is
not used in this mode. In the Intel mode, the LXP730 supports the CS, ALE, WR and RD signals.
In the Intel mode, the data pins conform to the Intel style Address/Data (AD) functionality. The
Table 4. Typical ADPLL Register Settings, MCLK = 16.384MHz
PCMCLK
Output
(MHz)
#B PCM
#B DSL
NCO Frequency
(MHz)
PROG_
DIV
NCOFREQ/
MCLK
CFREQ(17:0)
1.544
24
12
PCMCLK
×
8
PCMCLK
×
4
PCMCLK
×
8
PCMCLK
×
16
PCMCLK
×
16
PCMCLK
×
32
4
0.754
0x30400
2.048
32
18
2
0.5
0x20000
1.152
18
18
4
0.5625
0x24000
0.896
14
14
8
0.875
0x38000
0.768
12
12
8
0.75
0x30000
0.256
4
4
16
0.5
0x20000
Figure 3. Clock Generation and Distribution
NCO
÷
2
PCM
Clock
Select
Programmable Divider
(1E: 7 - 0)
Codec
Clock
Select
PCM Port (20: 6 - 5)
Codec Port (22: 7 - 6)
MCLK
(pin 8)
PCLK
(pin 14)
Divider
Clock
Select
相關PDF資料 |
PDF描述 |
|---|---|
| LXT1000 | LAN TRANSCEIVER|SINGLE|HYBRID|BGA|492PIN|PLASTIC |
| LXT19908 | Amplifier. Other |
| LXT300JE | PCM Transceiver |
| LXT300NE | PCM Transceiver |
| LXT300PE | PCM Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXP80 | 制造商:Johnson Components 功能描述: |
| LXPB2SA-50SB-Q | 制造商:SMC Corporation of America 功能描述:Actuator, electric, ball bushing |
| LXPH0000 | 制造商:Red Lion Controls 功能描述:ANNUNCIATOR LABELS, 1 LPAX LABEL: PH 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PH |
| LXPHA000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE A 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE A |
| LXPHB000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE B 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE B |
發(fā)布緊急采購，3分鐘左右您將得到回復。