- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369884 > LXP730LE Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | LXP730LE |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 20/70頁 |
| 文件大?。?/td> | 1007K |
| 代理商： | LXP730LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
LXP730
—
Multi-Rate DSL Framer
20
Datasheet
The MDSL interface provides loopback of TDATA, bypassing the external RDATA. Loopback is
activated by setting the DSL_LB bit in the OVRHD_CFG register (24h). This routes the 64 kbps
channels and MDSL Overhead (MOH) from the MX section to the DX section. When using an
external loopback configuration, such as FELB in the SK70725, it is necessary to switch the DX
de-scrambling polynomial to the MX polynomial. The descrambling polynomial is inverted by
setting the REMOTE_LB bit of the FIFO_MISC register (17h). The BITCLK and QUATCLK
control the transfer of data from the MX to the DX section.
2.9
All Digital PLL (ADPLL)
The LXP730 ADPLL is necessary for clock recovery and to control output jitter and wander
produced in the DSL environment.
The ADPLL uses MCLK to drive the NCO circuitry, while the reference frequency comes from the
received DSL frame rate that has a nominal 6 ms period.
2.9.1
ADPLL Performance: The Selection of K
loop
The performance of the ADPLL is user programmable via a register. As shown in
Table 3
, the 5-bit
value, K
, in PLLCTL3 register controls the lock time and the bandwidth of the ADPLL. The
lock time is the amount of time required for the ADPLL to acquire and synchronize to the input
MDSL signal. The bandwidth of the ADPLL determines the jitter rejection characteristics of the
ADPLL. The bandwidth and lock time are inversely related: BW = 3/T
lock
.
Kloop is a 5 bit control field found in register PLLCTL3 (address 1D hex, 29 dec). The register bits
are used to select a constant (Kloop_Value) that controls the loop bandwidth.
The Bandwidth of the loop filter is determined from the selected Kloop_Value and the frequency of
MCLK. Loop bandwidth (BW) is calculated as follows:
Table 3. K
loop
Values
Register Bits
Kloop_Value
00000
PLL freeze
00001
2
0
00010
2
-1
00011
2
-2
2
-3
...
...
11111
2
-30
BW (3db) = Kloop_Value
×
MCLK
×
3.89e-5 Hz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT1000 | LAN TRANSCEIVER|SINGLE|HYBRID|BGA|492PIN|PLASTIC |
| LXT19908 | Amplifier. Other |
| LXT300JE | PCM Transceiver |
| LXT300NE | PCM Transceiver |
| LXT300PE | PCM Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXP80 | 制造商:Johnson Components 功能描述: |
| LXPB2SA-50SB-Q | 制造商:SMC Corporation of America 功能描述:Actuator, electric, ball bushing |
| LXPH0000 | 制造商:Red Lion Controls 功能描述:ANNUNCIATOR LABELS, 1 LPAX LABEL: PH 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PH |
| LXPHA000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE A 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE A |
| LXPHB000 | 制造商:Red Lion Controls 功能描述:ANNUN LABELS, 1 LPAX LABEL: PHASE B 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PHASE B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。