- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP1628 TVS 400W 60V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP1628 |
| 英文描述： | TVS 400W 60V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊說明 |
| 文件頁數(shù)： | 47/114頁 |
| 文件大?。?/td> | 804K |
| 代理商： | DSP1628 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
Lucent Technologies Inc.
45
4 Hardware Architecture
(continued)
Sleep with Slow Internal Clock and Small-Signal Disabled, PLL Disabled
. If the target device contains the small-
signal clock option, the clock input circuitry can be powered down to further reduce power. In this case, the slow
clock must be selected first, and then the PLL must be disabled, since the PLL cannot run without the clock input
circuitry being active.
powerc
= 0x40F0
2*nop
pllc
= 0x29F2
powerc
= 0xC0F0
sleep:a0 = 0x8000
do 1 {
alf = a0
nop
}
nop
nop
powerc
= 0x40F0
call xtlwait
pllc
= 0xE9F2
call pllwait
cont:
powerc
= 0x00F0
2*nop
powerc
= 0x0000
/* Turn off peripherals and select slow clock */
/* Wait for slow clock to take effect */
/* Disable PLL (assume N = 1,M = 20, LF = 1001) */
/* Disable small-signal input buffer */
/* Set alf register in cache loop if running from */
/* external memory with >1 wait state */
/* Stop internal processor clock, interrupt circuits */
/* active */
/* Needed for bedtime execution. Reduced sleep power
/* consumed here.... Interrupt wakes up device */
/* Clear XTLOFF, leave PLL disabled */
/* Wait until small-signal is stable */
/* Enable PLL, continue to run off slow clock */
/* Loop to check for LOCK flag assertion */
/* Select high-speed PLL based clock */
/* Wait for it to take effect */
/* Turn peripherals back on */
Software Stop, PLL Disabled
. In this case, all internal clocking is disabled. INT0, INT1, or RSTB may be used to
reenable the clocks. The power management must be done in the correct sequence, with the PLL being disabled
before shutting down the clock input buffer.
powerc
= 0x4000
/* SLOWCKI asserted */
2*nop
/* Wait for slow clock to take effect */
pllc
= 0x29F2
/* Disable PLL (assume N = 1, M = 20, LF = 1001) */
powerc
= 0xD000
/* XTLOFF asserted, if applicable and INT0EN
/* asserted */
sopor:
powerc
= 0xF000
/* NOCK asserted, all clocks stop */
/* Minimum switching power consumed here */
3*nop
/* Some nops will be needed */
/* INT0 pin clears NOCK field, clocking resumes */
cont:
powerc
= 0x4000
/* INTOEN cleared and XTLOFF cleared, if applicable */
call xtlwait
/* Wait until small-signal is stable */
/* if applicable */
pllc
= 0xE9F2
/* Enable PLL, continue to run off slow clock */
call pllwait
/* Loop to check for LOCK flag assertion */
powerc
= 0x0
/* Select high-speed PLL based clock */
2*nop
/* Wait for it to take effect */
ins
= 0x0010
/* Clear the INT0 status bit */
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1629 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1629 Digital Signal Processor |
| DSP1629BA10K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K12.5IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1629BA10K16.7IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K19.2IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。