參數(shù)資料
型號: DSP1628
英文描述: TVS 400W 60V BIDIRECT SMA
中文描述: 澄清,串行I /設(shè)備的DSP1620/27/28/29 O控制注冊說明
文件頁數(shù): 1/114頁
文件大?。?/td> 804K
代理商: DSP1628
Advisory
May 1999
DRAFT COPY
Clarification to the Serial I/O Control Register
Description for the DSP1620/27/28/29 Devices
Active Clock Frequency
The purpose of this advisory is to clarify the function of the serial I/O control registers in the DSP1620/27/28/29
devices. Specifically, it clarifies the function of the control register field that specifies the active clock frequency.
The device data sheets state that the active clock frequency is a ratio of the
input
clock frequency on the CKI
pin (DSP1627/28/29 devices) or the output clock frequency on the CKO pin (DSP1620 device). For all four
devices, the actual active clock frequency is a ratio of the
internal
clock frequency, which can be programmed
as either the input clock frequency on the CKI pin or the output of an internal clock synthesizer (PLL).
Table 1
summarizes information for each of the four devices. It lists the document number for each device data
sheet. For example, the data sheet for the DSP1620, entitled DSP1620 Digital Signal Processor has the docu-
ment number DS97-321WDSP
Table 1
also lists the name of each serial I/O unit on each device, the corre-
sponding control register, the data sheet page number that describes the register, and the corresponding field
within the register that specifies the active clock frequency. For example, the DSP1620 contains two serial I/O
units named SIO and SSIO. The control register for SIO is
sioc
described on page 94 of the data sheet.
Bits 8—7 within
sioc
(CLK1 field) specify the active clock frequency of the SIO.
Table 2
shows a corrected description of the CLK/CLK1/CLK2 field of the serial I/O control register. The
specific correction is shown in bold type—the active clock frequency is a ratio of f
internal clock
, not of CKI or CKO.
Table 1. Data Sheet and Serial I/O Information for the DSP1620/27/28/29 Devices
Device
Data Sheet
Document Number
Serial I/O Units
Data Sheet
Page No.
Name
Control
Register
Active Clock Frequency
Control Field
Bits
8—7
8—7
8—7
Name
CLK1
CLK2
CLK
DSP1620
DS97-321WDSP
SIO
SSIO
SIO
SIO2
SIO
SIO2
SIO
SIO2
sioc
SSIOC
sioc
94
96
45
DSP1627
DS96-188WDSP
DSP1628
DS97-040WDSP
sioc
55
8—7
CLK
DSP1629
DS96-039WDSP
sioc
46
8—7
CLK
Table 2. Corrected Description of CLK/CLK1/CLK2 Field
Field
CLK
CLK1
CLK2
Value
00
01
10
11
Description
Active clock frequency =
f
internal clock
÷
2
Active clock frequency =
f
internal clock
÷
6
Active clock frequency =
f
internal clock
÷
8
Active clock frequency =
f
internal clock
÷
10
相關(guān)PDF資料
PDF描述
DSP16210 TVS 400W 6.5V UNIDIRECT SMA
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1629 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1629 Digital Signal Processor
DSP1629BA10K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K12.5IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1629BA10K16.7IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K19.2IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor