- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 92/168頁 |
| 文件大?。?/td> | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁當前第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
P R E L I M I N A R Y
AMD
1-959
Am79C970
writing a 1 to this bit. Also cleared
by H_RESET, S_RESET or by
setting the STOP bit. Writing a 0
has no effect.
When RCVCCO is set,
INTA
is
asserted if IENA is ONE and the
mask bit RCVCCOM is ZERO.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI controller will
never set the value of this bit to
ONE.
Receive Collision Counter Over-
flow Mask.
If RCVCCOM is set, RCVCCO
will be unable to set INTR in
CSR0.
RCVCCOM is set by H_RESET
or S_RESET and is not affected
by STOP bit.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI controller will set
the value of this bit to ZERO.
Transmit Start status is set when-
ever PCnet-PCI controller begins
transmission of a frame.
When TXSTRT is set,
INTA
is as-
serted if IENA = 1 and the mask
bit TXSTRTM (CSR4 bit 2) is
clear.
TXSTRT is set by the MAC Unit
and cleared by writing a “1”, by
H_RESET, S_RESET or by as-
serting the STOP bit. Writing a
“0” has no effect.
Transmit
Start
TXSTRTM is set, the TXSTRT bit
in CSR4 will be masked and un-
able to set INTR flag in CSR0.
Read/Write
TXSTRTM is set by H_RESET or
S_RESET and is not affected by
the STOP bit.
Jabber Error is set when the
PCnet-PCI controller Twisted-
pair MAU function exceeds an al-
lowed transmission limit. Jabber
is set by the TMAU cell and can
only be asserted in10BASE-T
mode.
4
RCVCCOM
3
TXSTRT
2
TXSTRTM
Mask.
If
accessible.
1
JAB
When JAB is set,
INTA
is as-
serted if IENA = 1 and the mask
bit JABM (CSR4 bit 0) is clear.
JAB is set by the TMAU circuit
and cleared by writing a “1”. Writ-
ing a “0” has no effect. JAB is also
cleared by H_RESET, S_RESET
or by asserting the STOP bit.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI controller will
never set the value of this bit to
ONE.
Jabber Error Mask. If JABM is
set, the JAB bit in CSR4 will be
masked and unable to set INTR
flag in CSR0.
Read/Write accessible. JABM is
set by H_RESET or S_RESET
and is not affected by the STOP
bit.
When the value 01h has been
programmed into the SWSTYLE
register (BCR20, bits 7–0) for
ILACC (Am79C900) compatibil-
ity, then this bit has no meaning
and PCnet-PCI controller will set
the value of this bit to ZERO.
0
JABM
CSR6: RX/TX Descriptor Table Length
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Contains a copy of the transmit
encoded ring length (TLEN) field
read from the initialization block
during PCnet-PCI controller in-
itialization. This field is written
during the PCnet-PCI controller
initialization routine.
Read accessible only when
STOP bit is set. Write operations
have no effect and should not be
performed. TLEN is only defined
after initialization. These bits are
unaffected
by
S_RESET or STOP.
Contains a copy of the receive
encoded ring length (RLEN) read
from the initialization block dur-
ing PCnet-PCI controller initiali-
zation. This field is written during
15–12 TLEN
H_RESET,
11–8
RLEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。