參數(shù)資料
型號: AM79C970
廠商: Advanced Micro Devices, Inc.
英文描述: PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述: PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁數(shù): 76/168頁
文件大?。?/td> 943K
代理商: AM79C970
P R E L I M I N A R Y
AMD
1-943
Am79C970
LED
output
Default
Interpretation Drive Enable Output Polarity
Default
Default
LNKST
Link Status
Enabled
Active LOW
LED1
Receive
Enabled
Active LOW
LED3
Transmit
Enabled
Active LOW
For each LED register, each of the status signals is
ANDed with its enable signal, and these signals are all
ORed together to form a combined status signal. Each
LED pins combined status signal runs to a pulse
stretcher, which consists of a 3-bit shift register clocked
at 38 Hz (26 ms). The data input of each shift register is
normally at logic 0. The OR gate output for each LED
register asynchronously sets all three bits of its shift reg-
ister when the output becomes asserted. The inverted
output of each shift register is used to control an LED
pin. Thus the pulse stretcher provides 2–3 clocks of
stretched LED output, or 52 ms to 78 ms.
RCV
RCV E
XMT
XMT E
LNK
LNK E
RXPOL
RXPOL E
JAB
JAB E
COL
COL E
RCVM
RCVM E
To
Pulse
Stretcher
18220C-31
Figure 29
.
LED Control Logic
The diagram above shows the LED signal circuit that ex-
ists for each LED pin within the PCnet-PCI controller.
H_RESET, S_RESET, and STOP
There are three different types of RESET operations
that may be performed on the PCnet-PCI device, H_RE-
SET, S_RESET and STOP. These names have been
used throughout the document. The following is a de-
scription of each type of RESET operation:
H_RESET
H_RESET= HARDWARE_RESET is a PCnet-PCI RE-
SET operation that has been created by the proper as-
sertion of the
RST
PIN of the PCnet-PCI device. When
the minimum pulse width timing as specified in the
RST
pin description has been satisfied, then an internal RE-
SET operation will be performed.
H_RESET will RESET all of or some portions of CSR0,
3, 4, 15, 58, 80, 82, 100, 112, 114, 122, 124 and 126 to
default values. H_RESET will RESET all of or some por-
tions of BCR 2, 4, 5, 6, 7, 18, 19, 20, 21 to default values.
H_RESET will reset the Command register in the PCI
configuration space. H_RESET will cause the
microcode program to jump to its RESET state. Follow-
ing the end of the H_RESET operation, the PCnet-PCI
controller will attempt to read the EEPROM device
through the EEPROM Microwire interface. H_RESET
resets the T-MAU into the link fail state.
S_RESET
S_RESET = SOFTWARE_RESET is a PCnet-PCI RE-
SET operation that has been created by a read access
to the RESET REGISTER which is located at offset
14hex from the PCnet-PCI I/O base address.
S_RESET will RESET all of or some portions of CSR0,
3, 4, 15, 80, 100 and 124 to default values. S_RESET
will not affect any of the BCR and PCI configuration
space locations. S_RESET will cause the microcode
program to jump to its RESET state. Following the end
of the S_RESET operation, the PCnet-PCI controller
will NOT attempt to read the EEPROM device.
S_RESET sets the T-MAU into the link fail state.
Note that S_RESET will not cause a deassertion of the
REQ
signal, if it happens to be active at the time of the
read to the reset register. The
REQ
signal will remain
active until the
GNT
signal is asserted. Following the
read of the RESET register, on the next clock cycle after
the
GNT
signal is asserted, the PCnet-PCI controller will
deassert the
REQ
signal. No bus master accesses will
have been performed during this brief bus ownership
period.
STOP
STOP is a PCnet-PCI RESET operation that has been
created by the ASSERTION of the STOP bit in CSR0.
That is, a STOP RESET is generated by writing a ONE
to the STOP bit of CSR0 when the STOP bit currently
has a value of ZERO. If the STOP bit value is currently a
ONE and a ONE is rewritten to the STOP bit, then NO
STOP RESET will be generated.
STOP will RESET all or some portions of CSR0, 3, and 4
to default values. STOP will not affect any of the BCR
and PCI configuration space locations. STOP will cause
the microcode program to jump to its RESET state. Fol-
lowing the end of the STOP operation, the PCnet-PCI
controller will NOT attempt to read the EEPROM device.
For the identity of individual CSRs and bit locations that
are affected by STOP, see the individual CSR register
descriptions. Setting the STOP bit does not affect
theT-MAU.
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk