參數(shù)資料
型號: AM79C970
廠商: Advanced Micro Devices, Inc.
英文描述: PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述: PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁數(shù): 124/168頁
文件大?。?/td> 943K
代理商: AM79C970
P R E L I M I N A R Y
AMD
1-991
Am79C970
The Logical Address Filter is used in multicast address-
ing schemes. The acceptance of the incoming frame
based on the filter value indicates that the message may
be intended for the node. It is the node’s responsibility to
determine if the message is actually intended for the
node by comparing the destination address of the stored
message with a list of acceptable logical addresses.
If the Logical Address Filter is loaded with all ZEROs
and promiscuous mode is disabled, all incoming logical
addresses except broadcast will be rejected.
The Broadcast address, which is all ones, does not go
through the Logical Address Filter and is handled as
follows:
If the Disable Broadcast Bit is cleared, the broadcast
address is accepted.
If the Disable Broadcast Bit is set and promiscuous
mode is enabled, the broadcast address is accepted.
If the Disable Broadcast Bit is set and promiscuous
mode is disabled, the broadcast address is rejected.
If external loopback is used, the FCS logic must be allo-
cated to the receiver (by setting the DXMTFCS bit in
CSR15, and clearing the ADD_FCS bit in TMD1) when
using multicast addressing.
PADR
This 48-bit value represents the unique node address
assigned by the ISO 8802-3 (IEEE/ANSI 802.3) and
used for internal address comparison. PADR[0] is com-
pared with the first bit in the destination address set the
incoming frame (as received from the wire) the first ad-
dress bit transmitted on the wire, and must be ZERO.
The six hex-digit nomenclature used by the ISO 8802-3
(IEEE/ANSI 802.3) maps to the PCnet-PCI PADR regis-
ter as follows: the first byte is PADR[7:0], with PADR[0]
being the least significant bit of the byte. The second
ISO 8802-3 (IEEE/ANSI 802.3) byte is compared with
PADR[15:8], again from LS bit to MS bit, and so on. The
sixth byte is compared with PADR[47:40], the LS bit be-
ing PADR[40].
MODE
The mode register in the initialization block is copied into
CSR15 and interpreted according to the description of
CSR15.
Receive Descriptors
When SSIZE32=0 (BCR20, bit 8), then the software
structures are defined to be 16 bits wide, and receive de-
scriptors look like this (CRDA = Current Receive De-
scriptor Address):
Table 15. 16-Bit Data Structure Receive Descriptor
Address
CRDA+00h
CRDA+02h
CRDA+04h
CRDA+06h
15
14
13
12
11
RBADR[15:0]
CRC
10
9
8
7–0
OWN
1
0
ERR
1
0
FRAM
1
0
OFLO
1
0
BUFF
STP
ENP
RBADR[23:16]
BCNT
MCNT
When SSIZE32=1 (BCR 20, bit 8), then the software
structures are defined to be 32 bits wide, and receive de-
scriptors look like this (CRDA = Current Receive
Descriptor Address):
Table 16. 32-Bit Data Structure Receive Descriptor
Address
CRDA+00h
CRDA+04h
CRDA+08h
CRDA+0Ch
31
30
29
28
27
26
RBADR[31:0]
BUFF
25
24
23–16
15–12
11–0
OWN
ERR
FRAM
OFLO
CRC
STP
ENP
RES
RPC
1111
0000
BCNT
MCNT
RCC
RESERVED
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk