參數(shù)資料
型號： AM79C970
廠商： Advanced Micro Devices, Inc.
英文描述： PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述： PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁數(shù)： 84/168頁
文件大?。?/td> 943K
代理商： AM79C970
P R E L I M I N A R Y
AMD
1-951
Am79C970
Revision ID Register (Offset 08h)
The Revision ID register is an 8-bit register that specifies
the PCnet-PCI controller revision number. The current
value of this register is 00h.
The Revision ID register is located at offset 08h in the
PCI Configuration Space. It is read only.
Programming Interface Register (Offset 09h)
The Programming Interface register is an 8-bit register
that identifies the programming interface of PCnet-PCI
controller. PCI does not define any specific register-
level programming interfaces for network devices. The
value of this register is 00h.
The Programming Interface register is located at ad-
dress 09h in the PCI Configuration Space. It is read only.
Sub-Class Register (Offset 0Ah)
The Sub-Class register is an 8-bit register that identifies
specifically the function of the PCnet-PCI controller.
The value of this register is 00h which identifies the
PCnet-PCI device as an Ethernet controller.
The Sub-Class register is located at offset 0Ah in the
PCI Configuration Space. It is read only.
Base-Class Register (Offset 0Bh)
The Base-Class register is an 8-bit register that broadly
classifies the function of the PCnet-PCI controller. The
value of this register is 02h which classifies the PCnet-
PCI device as a network controller.
The Base-Class register is located at offset 0Bh in the
PCI Configuration Space. It is read only.
Latency Timer Register (Offset 0Dh)
The Latency Timer register is an 8-bit register that speci-
fies the maximum time the PCnet-PCI controller can
continue with bus master transfers after the system arbi-
ter has removed
GNT
. The time is measured in CLK cy-
cles. The working copy of the timer will start counting
down when the PCnet-PCI controller asserts
FRAME
for the first time during a bus mastership period. The
counter will freeze at ZERO. When the counter is ZERO
and
GNT
is deasserted by the system arbiter, the
PCnet-PCI controller will finish the current data phase
and then immediately release the bus.
The value for the PCnet-PCI controller Latency Timer
register is 00h, which indicates that, when the PCnet-
PCI controller is preempted, it will always release the
bus immediately after finishing the current data phase.
The Latency Timer register is located at offset 0Dh in the
PCI Configuration Space. It is read only.
Header Type Register (Offset 0Eh)
The Header Type register is an 8-bit register that de-
scribes the format of the PCI Configuration Space loca-
tions 10h to 3Ch and that identifies a device to be single
or multi function. The Header Type register is located at
offset 0Eh in the PCI Configuration Space. It is
readonly.
7
FUNCT
Single function/multi function de-
vice. Read as ZERO, write op-
erations have no effect. The
PCnet-PCI controller is a single
function device.
PCI configuration space layout.
Read as ZERO, write operations
have no effect. The layout of the
PCI configuration space loca-
tions 10h to 3Ch is as show in the
table at the beginning of this
section.
6–0
LAYOUT
Base Address Register (Offset 10h)
The Base Address register is a 32-bit register that deter-
mines the location of the PCnet-PCI controller in all of
I/O space. It is located at offset 10h in the PCI Configu-
ration Space.
31–5 IOBASE
I/O base address significant 27
bits. These bits are written by the
host to specify the location of the
PCnet-PCI controller in all of I/O
space. IOBASE must be written
with a valid address before the
PCnet-PCI controller slave I/O
mode is turned on with setting the
IOEN bit (bit 0 in the Command
register).
When the PCnet-PCI controller is
enabled for I/O mode (IOEN is
set), it monitors the PCI bus for a
valid I/O command. If the value
on AD[31:05] during the address
phase of the cycles matches the
value of IOBASE, the PCnet-PCI
controller will drive
DEVSEL
indi-
cating it will respond to the
access.
IOBASE is read and written by
the host. IOBASE is not effected
by H_RESET or S_RESET or as-
serting the
SLEEP
pin.
I/O size requirements. Read as
ZERO, write operations have no
effect.
IOSIZE indicates the size of the
I/O space the PCnet-PCI control-
ler requires. When the host
writes a value of FFFF FFFFh to
the Base Address register, it will
read back a value of “0” in bits
4–2. That indicates a PCnet-PCI
I/O space requirement of 32
bytes.
4–2
IOSIZE
相關PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*