參數(shù)資料
型號(hào)： AM79C970
廠商： Advanced Micro Devices, Inc.
英文描述： PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述： PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁(yè)數(shù)： 38/168頁(yè)
文件大?。?/td> 943K
代理商： AM79C970
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)
P R E L I M I N A R Y
AMD
1-905
Am79C970
If DMAPLUS = 0, a maximum of 16 transfers will
be performed by default. This default value may be
changed by writing to the DMA Transfer Counter
(CSR80). Note that DMAPLUS = 0 merely sets a
maximum value. The minimum number of transfers
in the bus mastership period will be determined by
all of the following variables: the settings of the
FIFO watermarks and the conditions of the FIFOs,
the value of the DMA Transfer Counter (CSR80),
the value of the DMA Bus Timer (CSR82), and any
occurrence of preemption that takes place during
the bus mastership period.
If DMAPLUS = 1, linear bursting will continue until
the transmit FIFO is filled to its high threshold
(read transfers) or the receive FIFO is emptied to
its low threshold (write transfers), or until the DMA
Bus Timer value (CSR82) has expired. A bus
preemption event is another cause of termination
of cycles. The FIFO thresholds are programmable
(see description of CSR80), as are the DMA
Transfer Counter and Bus Timer values. The exact
number of total transfer cycles in the case of
DMAPLUS = 1 will be dependent on the latency of
the system bus to the PCnet-PCI controller’s ma-
stership request and the speed of bus operation,
but will be limited by the value in the Bus Timer
Register, the FIFO condition and by preemption
occurrences, if any.
Note that the number of transfer cycles for each
FRAME
assertion will always only be controlled by LINBC, Bus
Grant and FIFO conditions. The number of transfer cy-
cles for each
FRAME
assertions will not be affected by
DMAPLUS or by the values in the DMA Transfer Count
register and Bus Timer register. However, these factors
can influence the number of transfers that is performed
during any given bus mastership period.
Barring a time-out by the DMA Transfer Count register
or the Bus Timer register or a bus preemption by another
mastering device, the FIFO watermark settings and the
extent of Bus Grant latency will be the major factors in
determining the number of accesses performed during
any given bus mastership period. The
TRDY
response
time of the memory device will also affect the number of
transfers, since the speed of the accesses will affect the
state of the FIFO. (During accesses, the FIFO may be
filling or emptying on the network end. For example, on a
Receive operation, a slower device will allow additional
data to accumulate inside of the FIFO. If the accesses
are slow enough, a complete DWORD may become
available before the end of the bus mastership period
and thereby increase the number of transfers in that pe-
riod.) The general rule is that the longer the Bus Grant
latency or the slower the bus transfer operations or the
slower the clock speed or the higher the transmit water-
mark or the lower the receive watermark or any combi-
nation thereof, will produce longer total burst lengths.
Linear Burst DMA Starting Address Restrictions
A PCnet-PCI controller linear burst will begin only when
the address of the current transfer meets the following
condition:
AD[31:00] MOD (LINBC x 16) = 0,
The following table illustrates all possible starting ad-
dress values for all legal LINBC values. Note that
AD[31:06] are don’t care values for all addresses. Also
note that while AD[1:0] do not physically exist within a 32
bit system (the PCnet-PCI controller always drives
AD[1:0] to ZERO during the address phase to indicate a
linear burst order), they are valid bits within the buffer
pointer field of descriptor word 0. Thus, where AD[1:0]
are listed, they refer to the lowest two bits of the descrip-
tors buffer pointer field. These bits will have an affect on
determining when a PCnet-PCI controller linear burst
operation may legally begin and they will affect the out-
put values of the byte enable pins, therefore they have
been included in the table as AD[1:0].
Table 3. Linear Burst DMA Starting
Address Values
Linear Burst
Beginning Addresses
AD[5:0] =
(Hex)
(AD[31:06] =
(don’t care)
LBS =
Linear Burst
Size
(number of
transfers)
Size of
Burst
(bytes)
LINBC[2:0]
1
4
16
00, 10, 20, 30
2
8
32
00, 20
4
16
64
00
0, 3, 5, 7
Reserved
Reserved
Not Applicable
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*