參數(shù)資料
型號: TNETA1561
廠商: Texas Instruments, Inc.
英文描述: ATM Segmentation and Reassembly Device with PCI Host Interface(ATM 分段和重設(shè)裝置帶SBUS主機接口)
中文描述: 自動柜員機分段和重組的PCI主機接口(自動柜員機分段和重設(shè)裝置帶SBU的主機接口設(shè)備)
文件頁數(shù): 26/49頁
文件大?。?/td> 976K
代理商: TNETA1561
0
1
2
3
4
1199
Bit 7
Bit 0
TNETA1561
ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH PCI HOST INTERFACE
SDNS028B – OCTOBER 1994 – REVISED JANUARY 1996
26
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
bandwidth group (BWG) table mechanism (continued)
If the application uses the transmit descriptor ring 5, then there will be 19 entries with 5 as the BWG index as
shown in Figure 14.
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
0
0
0
0
0
Figure 14. BWG Table
AAL-type processing
The PCI SAR supports various types of AAL processing. AAL5, AAL3/4, null-AAL, OAM, and GFC processing
are described in this section.
AAL5 processing
The primary support is for AAL5 with encapsulation in the transmit direction and termination in the receive
direction. AAL5 packets are converted to cells by the PCI SAR before delivery to the PHY layer. Similarly, the
device recovers the 53-byte ATM cells from the PHY layer before it performs AAL5 termination.
Since 48 bytes are provided across the PCI-bus interface, all AAL3/4 packet data processing is performed by
the host in software. AAL5 processing is disabled on VCIs using AAL3/4. The AAL3/4 EOM indicator, which is
located in the first byte of the ATM payload (see Figure 15), is recognized in hardware, initiating an interrupt to
the host. This is used by the host to retrieve successive 48-byte payload segments from the appropriate buffer.
AAL3/4 processing
The PCI SAR adds the pad, the control/length field, and the cyclic-redundancy check (CRC) for transmit
packets. The PCI SAR does not interpret the field length in the AAL5 frame in the receive direction; therefore,
the entire AAL5 packet is forwarded to host memory allowing the driver to remove the correct payload. This also
allows the host to examine the control field in software, necessary in a time of evolving standards in this area.
The PCI SAR performs CRC checks in the receive direction and indicates EOP processing to the host based
on the EOP indication in AAL5.
AAL3/4 EOM Bit
Figure 15. AAL3/4 Processing
相關(guān)PDF資料
PDF描述
TNETA1600 SONET/SDH ATM Receiver/Transmitter for 622.08-Mit/s or 155.52-Mbit/s Operation(SONET/SDH ATM接收器/傳送器)
TNETA1610 STS-12c/STM-4 Receiver/Transmitter with Clock Recovery/Generation(STS-12C/STM-4接收/傳送器)
TNETA1611 STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器)
TNETA1630 622.08-MHz Clock-Recovery Device(622.08-MHz時鐘發(fā)生裝置)
TO-252 TO-252 (MP-3Z)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TNETA1561PGC 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1570 制造商:TI 制造商全稱:Texas Instruments 功能描述:ATM SEGMENTATION AND REASSEMBLY DEVICE WITH INTEGRATED 64-BIT PCI-HOST INTERFACE
TNETA1570MFP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET Segmentation and Reassembly Circuit
TNETA1570PGW 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1575 制造商:TI 制造商全稱:Texas Instruments 功能描述:ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES