參數(shù)資料
型號(hào): TNETA1561
廠商: Texas Instruments, Inc.
英文描述: ATM Segmentation and Reassembly Device with PCI Host Interface(ATM 分段和重設(shè)裝置帶SBUS主機(jī)接口)
中文描述: 自動(dòng)柜員機(jī)分段和重組的PCI主機(jī)接口(自動(dòng)柜員機(jī)分段和重設(shè)裝置帶SBU的主機(jī)接口設(shè)備)
文件頁(yè)數(shù): 14/49頁(yè)
文件大?。?/td> 976K
代理商: TNETA1561
TNETA1561
ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH PCI HOST INTERFACE
SDNS028B – OCTOBER 1994 – REVISED JANUARY 1996
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics (see Note 6 and Figure 7)
NO.
MIN
TYP
30
MAX
UNIT
1
td(LBPHYCS)1
Delay time, LBRD
to LBPHYCS
ns
2
td(LBPHYCS)2
Delay time, LBREADY
to LBPHYCS
95
ns
These values are given for operation with a 33-MHz PCI clock.
NOTE 6: If LBREADY does not go active low within eight PCI clocks after LBPHYCS goes active low, the TNETA1561 latches in the data of the
LBD7–LBD0 bus and terminates the read operation.
LBRW
(output)
LBRD
(output)
LBADDR15–
LBADDR0
(output)
LBD7–
LBD0
(input)
LBREADY
(input)
LBPHYCS
(output)
1
2
Figure 7. Local-Bus-Interface Read Operation (TNETA1561 as Slave)
相關(guān)PDF資料
PDF描述
TNETA1600 SONET/SDH ATM Receiver/Transmitter for 622.08-Mit/s or 155.52-Mbit/s Operation(SONET/SDH ATM接收器/傳送器)
TNETA1610 STS-12c/STM-4 Receiver/Transmitter with Clock Recovery/Generation(STS-12C/STM-4接收/傳送器)
TNETA1611 STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器)
TNETA1630 622.08-MHz Clock-Recovery Device(622.08-MHz時(shí)鐘發(fā)生裝置)
TO-252 TO-252 (MP-3Z)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TNETA1561PGC 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1570 制造商:TI 制造商全稱:Texas Instruments 功能描述:ATM SEGMENTATION AND REASSEMBLY DEVICE WITH INTEGRATED 64-BIT PCI-HOST INTERFACE
TNETA1570MFP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET Segmentation and Reassembly Circuit
TNETA1570PGW 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1575 制造商:TI 制造商全稱:Texas Instruments 功能描述:ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES