
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
64
INTB
Output
OD
A16
Active low Open-Drain Interrupt (INTB).
This signal
goes low when an unmasked interrupt event is
detected on any of the internal interrupt sources. Note
that INTB will remain low until all active, unmasked
interrupt sources are acknowledged at their source.
CSB
Input
D16
Active Low Chip Select (CSB).
This signal is low
during TEMUX register accesses. CSB has an integral
pull up resistor.
RDB
Input
B16
Active Low Read Enable (RDB).
This signal is low
during TEMUX register read accesses. The TEMUX
drives the D[7:0] bus with the contents of the
addressed register while RDB and CSB are low.
WRB
Input
C15
Active Low Write Strobe (WRB).
This signal is low
during a TEMUX register write access. The D[7:0] bus
contents are clocked into the addressed register on the
rising WRB edge while CSB is low.
D[0]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
I/O
C14
B14
A14
D14
C13
B13
A13
D13
Bidirectional Data Bus (D[7:0]).
This bus provides
TEMUX register read and write accesses.
A[0]
A[1]
A[2]
A[3]
A[4]
A[5]
A[6]
A[7]
A[8]
A[9]
A[10]
A[11]
A[12]
A[13]
Input
A17
C16
D18
D19
B17
A18
A19
A20
C18
B19
B20
A21
C19
B21
Address Bus (A[13:0]).
This bus selects specific
registers during TEMUX register accesses.
Signal A[13] selects between normal mode and test
mode register access. A[13] has an integral pull down
resistor.
RSTB
Input
A22
Active Low Reset (RSTB).
This signal provides an
asynchronous TEMUX reset. RSTB is a Schmitt
triggered input with an integral pull up resistor.