
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
23
5.2 M13 Multiplexer Mode Block Diagram
Figure 4 shows the TEMUX, configured as a M13 multiplexer, connected to a
synchronous MVIP system side bus. In this example the TEMUX provides
synchronous access to the fully channelized T1s (access to all DS0s)
multiplexed into the DS3. There is also synchronous MVIP access to all channel
associated signaling channels (CAS). An additional MVIP interface can be used
to provide synchronous access to the common channel signaling channels
(CCS), although this same information is available within the data MVIP signals.
Figure 4
- M13 Multiplexer Block Diagram
HDLC
Receiver
ALMI
Alarm
Integrator
PMON
Performance
Monitor
Counters
BitCode
Detector
T1/E1-FRMR
AlFrame
Alarm
Extraction
FRAM
Framer RAM
RJAT
Digital Jitter
Attenuator
TrHDLC
XBOC
Bit Oriented
Code
Generator
T1-XBAS/E1-TRAN
BasicTransmitter:
Frame Generation,
Alarm Insertion,
Signaling Insertion,
Trunk Conditioning
TJAT
Digital Jitter
Attenuator
TOPS
Timing Options
TPSC
Per-DS0
Controller
XCLK
CTCLK
RPSC
Per-DS0
Controller
SIGX
Signaling
Extractor
ELST
Store
T1-APRM
PResponse
Monitor
CIFP
CICLK/CMVFPC
CMVFPB
MVED[1:7]
TCLK
TPOS/TDAT
TNEG/TMFP
RCLK
RPOS/RDAT
RNEG/RLCV
TRAN
DS3
Transmit
Framer
FRMR
DS3
Receive
Framer
B3ZS
Encode
B3ZS
Decode
TDPR
Tx
HDLC
One of 28 T1 or
21 E1 Framers
TICLK
MX23
M23
MUX/
DEMUX
FRMR
DS2
Framer
#1
One of Seven
FRMR/M12s
DEMUX
MX12
M12
MUX/
RBOC
Rx
FEAC
RDLC
Rx
HDLC
PMON
Perf.
Monitor
XBOC
Tx
FEAC
ESIF
Egress
System
Interface
CASED[1:7]
CCSED
ISIF
Ingress
System
Interface
CASID[1:7]
CCSID
RECVCLK1
RECVCLK2
PRBS
Pattern
Gener-
Dator/
MVID[1:7]
CMV8MCLK
5.3 VT/TU Mapper Only Mode Block Diagram
Figure 5 shows the TEMUX configured as a VT or TU mapper. In this mode the
TEMUX bypasses the T1 and E1 framers and provides access for up to 28
independent unframed 1.544Mb/s streams or 21 independent unframed
2.048Mb/s streams. The 1.544Mb/s and 2.048Mb/s streams can be accessed on
the system side as clock and data as shown in Figure 5, or they can be
accessed via the SBI bus. The T1 or E1 framers and performance monitoring
blocks can be used to monitor the passing traffic in either the ingress or egress
direction. The M13 Multiplexer mode operates in much the same way as the VT
and TU mapper shown in Figure 5.