![](http://datasheet.mmic.net.cn/330000/PM8315_datasheet_16444435/PM8315_111.png)
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
96
internal registers. Internal registers are also used to configure the DS3-FRMR.
Access to these registers is via a generic microprocessor bus.
9.23 Performance Monitor Accumulator (DS3-PMON)
The Performance Monitor (PMON) Block interfaces directly with the DS3 Framer
(DS3-FRMR). Saturating counters are used to accumulate:
line code violation (LCV) events
parity error (PERR) events
path parity error (CPERR) events
far end block error (FEBE) events
excess zeros (EXZS)
framing bit error (FERR) events
Due to the off-line nature of the DS3 Framer, PMON continues to accumulate
performance meters even while the DS3-FRMR has declared OOF.
When an accumulation interval is signaled by a write to the PMON register
address space, the PMON transfers the current counter values into
microprocessor accessible holding registers and resets the counters to begin
accumulating error events for the next interval. The counters are reset in such a
manner that error events occurring during the reset period are not missed.
When counter data is transferred into the holding registers, an interrupt is
generated, providing the interrupt is enabled. If the holding registers have not
been read since the last interrupt, an overrun status bit is set. In addition, a
register is provided to indicate changes in the PMON counters since the last
accumulation interval.
Whenever counter data is transferred into the holding registers, an interrupt is
generated, providing the interrupt is enabled. If the holding registers have not
been read since the last interrupt, an overrun status bit is set.
9.24 DS3 Transmitter (DS3-TRAN)
The DS3 Transmitter (DS3-TRAN) Block integrates circuitry required to insert the
overhead bits into a DS3 bit stream and produce a B3ZS-encoded signal. The
T3-TRAN is directly compatible with the M23 and C-bit parity DS3 formats.