
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
122
Seven H-MVIP data signals, MVED[1:7], share pins with serial PCM data inputs,
ED[x], to provide H-MVIP access for up to 672 data channels. The H-MVIP
mapping is fixed such that each group of four nearest neighbor T1 or E1 links
make up the individual 8.192Mb/s H-MVIP signal. The multiplexed data input is
shared with the lowest numbered T1 or E1 serial PCM link in the bundle, for
example MVED[2] combines the DS0s or timeslots of ED[5,6,7,8] and is pin
multiplexed with ED[5]. This mode is selected when the SYSOPT[2:0] bits in the
Global Configuration register are set to H-MVIP.
A separate seven signal H-MVIP interface is for access to the channel
associated signaling for 672 channels. The CAS H-MVIP interface is time
division multiplexed exactly the same way as the data channels. The CAS H-
MVIP is synchronized with the H-MVIP data channels when SYSOPT[2:0] is set
to H-MVIP mode. Over a T1 or E1 multi-frame the four CAS bits per channel are
repeated with each data byte. Four stuff bits are used to pad each CAS nibble
(ABCD bits) out to a full byte in parallel with each data byte. The egress CAS H-
MVIP interface, CASED[1:7], is multiplexed with seven serial PCM egress data
pins, ED[2,6,10,14,18,22,26].
The CAS H-MVIP interface can be used in parallel with the SBI Add bus as an
alternative method for accessing the CAS bits while data transfer occurs over the
SBI bus. This is selected when the SYSOPT[2:0] bits in the Global Configuration
register are set to “SBI Interface with CAS or CCS H-MVIP Interface” and the
ECCSEN bit in the T1/E1 Egress Serial Interface Mode Select register is set to 0.
A separate H-MVIP interface consisting of a single signal is used to time division
multiplex the common channel signaling (CCS) for all T1s and E1s and
additionally the V5 channels in E1 mode. The CCS H-MVIP interface, CCSED, is
not multiplexed with any other pins. CCSED can be used in parallel with the
Clock Slave:H-MVIP mode when SYSOPT[2:0] is set to “H-MVIP Interface” and
the ECCSEN bit in the T1/E1 Egress Serial Interface Mode Select register is set
to 1, a Clock Slave serial interface when SYSOPT[2:0] is set to “Serial Clock and
Data Interface with CCS H-MVIP Interface”, or the SBI Add bus when
SYSOPT[2:0] is set to “SBI Interface with CAS or CCS H-MVIP Interface” and
the ECCSEN bit is set to 1. The V5 channels in E1 mode can also be enabled
over CCSEN when the ETS15EN and ETS31EN bits in the T1/E1 Egress Serial
Interface Mode Select register are set to 1.
When accessing the CAS or CCS signaling via the H-MVIP interface in parallel
with the SBI interface a transmit signaling elastic store is used to adapt any
timing differences between the data interface and the CAS or CCS H-MVIP
interface.