
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER  WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
54
Pin Name
Type
Pin
No.
Function
LADP
Output
Tristate
W10
 Line Add Bus Data Parity (LADP). 
The Add Bus data
parity signal carries the parity of the outgoing signals.
The parity calculation encompasses the LADATA[7:0]
bus and optionally the LAC1J1V1 and LAPL signals.
LAC1J1V1 and LAPL can be included in the parity
calculation by setting the INCLAC1J1V1 and INCLAPL
register bits in the Master SONET/SDH Egress
Configuration register high, respectively. Odd parity is
selected by setting the LAOP register bit in the same
register high and even parity is selected by setting the
LAOP bit low.
LADP is only asserted during the SONET/SDH
tributaries assigned to this device as determined by the
LAOE bit in the TTMP Tributary Control registers.
LADP is updated on the rising edge of LREFCLK.
LAPL
Output
Tristate
Y11
 Line Add Bus Payload Active (LAPL). 
The Add Bus
payload active signal identifies the payload bytes on
LADATA[7:0]. LAPL is set high during path overhead
and payload bytes and low during transport overhead
bytes.
LAPL is only asserted during the SONET/SDH
tributaries assigned to this device as determined by the
LAOE bit in the TTMP Tributary Control registers.
LAPL is updated on the rising edge of LREFCLK.
LDDATA[0]
LDDATA[1]
LDDATA[2]
LDDATA[3]
LDDATA[4]
LDDATA[5]
LDDATA[6]
LDDATA[7]
Input
AA13
Y13
W14
AB14
W15
W16
AB15
W17
Line Drop Bus Data (LDDATA[7:0]). 
The drop bus
data contains the SONET/SDH receive payload data in
byte serial format. LDDATA[7] is the most significant
bit, corresponding to bit 1 of each serial word, the bit
transmitted first.
LDDATA[7:0] is sampled on the rising edge of
LREFCLK.