
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
62
SDDATA[0]
SDDATA[1]
SDDATA[2]
SDDATA[3]
SDDATA[4]
SDDATA[5]
SDDATA[6]
SDDATA[7]
Output
Tristate
A12
D12
D11
A11
D10
A10
B10
C10
System Drop Bus Data (SDDATA[7:0]).
The System
drop data bus is a time division multiplexed bus which
carries the T1 and DS3 tributary data is byte serial
format over the SBI bus structure. This device only
drives the data bus during the timeslots assigned to this
device.
SDDATA[7:0] is updated on the rising edge of
SREFCLK.
This bus shares pins with ID[15,16,19,20,23,24,27,28].
SDDP
Output
Tristate
D9
System Drop Bus Data Parity (SDDP).
The system
drop bus signal carries the even or odd parity for the
drop bus signals SDDATA[7:0], SDPL and SDV5. The
TEMUX only drives the data bus parity during the
timeslots assigned to this device unless configured for
bus master mode. In this case, all undriven links
should be driven externally with correctly generated
parity.
SDDP is updated on the rising edge of SREFCLK.
This signal shares a pin with IFP[20].
SDPL
Output
Tristate
D8
System Drop Bus Payload Active (SDPB).
The
payload active signal indicates valid data within the SBI
bus structure. This signal is asserted during all octets
making up a tributary. This signal goes high during the
V3 or H3 octet of a tributary to accommodate negative
timing adjustments between the tributary rate and the
fixed SBI bus structure. This signal goes low during the
octet after the V3 or H3 octet of a tributary to
accommodate positive timing adjustments between the
tributary rate and the fixed SBI bus structure.
The TEMUX only drives the payload active signal
during the tributary timeslots assigned to this device.
SDPL is updated on the rising edge of SREFCLK.
This signal shares a pin with IFP[27].