
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
50
Pin Name
Type
Pin
No.
Function
MVED[1]
MVED[2]
MVED[3]
MVED[4]
MVED[5]
MVED[6]
MVED[7]
Input
AB4
N21
T2
N19
P2
C20
L1
MVIP Egress Data (MVED[1:7]).
The egress data
streams to be transmitted are input on these pins.
Each MVED[x] signal carries the channels of four
complete T1s formatted according to the MVIP
standard. MVED[x] carries the egress data equivalent
to ED[(4x-3):(4x)].
MVID[x] is aligned to the common MVIP 16.384Mb/s
clock, CMV8MCLK, frame pulse clock, CMVFPC, and
frame pulse, CMVFPB. MVID[x] is sampled on every
second rising or falling edge of CMV8MCLK as fixed by
the common MVIP frame pulse clock, CMVFPC. The
sampling edge of CMV8MCLK is selected via the
CMVEDE bit in the Master Common Ingress Serial and
H-MVIP Interface Configuration register.
In E1 mode only MVED[1:6] are used.
MVED[1:7] shares the same pins as
ED[1,5,9,13,17,21,25].
CASED[1]
CASED[2]
CASED[3]
CASED[4]
CASED[5]
CASED[6]
CASED[7]
Input
AA3
N22
R4
M22
M1
E22
L2
Channel Associated Signaling Egress Data
(CASED[1:7]).
CASED[x] carries the channel
associated signaling stream to be transmitted in the T1
DS0s or E1 timeslots. Each CASED[x] signal carries
CAS for four complete T1s or E1s formatted according
to the MVIP standard. CASED[x] carries the
corresponding CAS values of the channel data carried
in MVED[x].
CASED[x] is aligned to the common MVIP 16.384Mb/s
clock, CMV8MCLK, frame pulse clock, CMVFPC, and
frame pulse, CMVFPB. CASED[x] is sampled on every
second rising or falling edge of CMV8MCLK as fixed by
the common MVIP frame pulse clock, CMVFPC. The
sampling edge of CMV8MCLK is selected via the
CMVEDE bit in the Master Common Ingress Serial and
H-MVIP Interface Configuration register.
CASED[1:7] shares the same pins as
ED[2,6,10,14,18,22,26].