- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > Pentium II 266 (Intel Corp.) 32-Bit Processor With Low-Power Module(帶低能量模塊的32位處理器) PDF資料下載
參數(shù)資料
| 型號： | Pentium II 266 |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit Processor With Low-Power Module(帶低能量模塊的32位處理器) |
| 中文描述： | 32位處理器低功率模塊（帶低能量模塊的32位處理器） |
| 文件頁數(shù)： | 11/50頁 |
| 文件大?。?/td> | 1003K |
| 代理商： | PENTIUM II 266 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Pentium
II Processor – Low-Power Module
Datasheet
11
The signal description also includes the type of buffer used for a particular signal:
3.1.2
Memory (109 Signals)
Table 2
lists the Pentium II Processor – Low-Power Module memory interface signals.
GTL+
Open Drain GTL+ interface signal
PCI
PCI bus interface signals
AGP
AGP interface signals
CMOS
The Pentium II Processor – Low-Power Module has Low Voltage TTL compatible
(LVTTL) interfacing.
Table 2. Memory Signal Descriptions
Name
Type
Voltage
Description
MECC[7:0]
I/O
CMOS
V_3
Memory ECC Data:
These signals carry Memory ECC data
during access to DRAM.
These pins are implemented by design
but not tested on the module.
RASA[5:0]# or
CSA[5:0]#
O
CMOS
V_3
Row Address Strobe (EDO):
These pins select the DRAM row.
Chip Select (SDRAM):
These pins activate the SDRAMs.
SDRAM accepts any command when its CS# pin is active low.
CASA[7:0]# or
DQMA[7:0]
O
CMOS
V_3
Column Address Strobe (EDO):
These pins select the DRAM
column.
Input/Output Data Mask (SDRAM):
These pins act as
synchronized output enables during a read cycle and as a byte
mask during a write cycle.
MAB[9:0]#
MAB[10]
MAB[12:11]#
MAB[13]
O
CMOS
V_3
Memory Address (EDO/SDRAM):
This is the row and column
address for DRAM.
The 443BX Host Bridge/Controller has two
identical sets of address lines (MAA and MAB#). The module
supports only the MAB set of address lines. For additional
addressing features, please refer to the Intel 440BX AGPset
datasheet (Order Number 290633).
MWEA#
O
CMOS
V_3
Memory Write Enable (EDO/SDRAM):
MWEA# should be used
as the write enable for the memory data bus.
SRASA#
O
CMOS
V_3
SDRAM Row Address Strobe (SDRAM):
When active low, this
signal latches Row Address on the positive edge of the clock. This
signal also allows Row access and pre-charge.
SCASA#
O
CMOS
V_3
SDRAM Column Address Strobe (SDRAM):
When active low,
this signal latches Column Address on the positive edge of the
clock.
This signal also allows Column access.
CKE[5:0]
O
CMOS
V_3
SDRAM Clock Enable (SDRAM):
SDRAM clock enable pin.
When these signals are de-asserted, SDRAM enters power-down
mode.
Each row is individually controlled by its own clock enable.
MD[63:0]
I/O
CMOS
V_3
Memory Data:
These signals are connected to the DRAM data
bus. They are not terminated on the module.
NOTES:
1. DQMA signals are non-inverted now. Please refer to the 82443BX Spec Update.
2. MAB[13] is a non-inverted address signal now. Please refer to 82443BX Spec Update.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Pentium II 333 | Processor with On-Die Cache Low-Power Module(帶片上緩存低能量模塊的處理器) |
| pentium II cpu with mobile | pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) |
| pentium II cpu | Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器) |
| pentium II processor | 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) |
| pentium II xeon processor | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。