145
CHAPTER 7 16-BIT TIMER/EVENT COUNTER
User
’
s Manual U15017EJ2V0UD
(6) Operation of OVF0 flag
The OVF0 flag is set to 1 in the following case:
Select mode in which 16-bit timer/event counter is cleared and started on match between TM0 and CR00
↓
Set CR00 to FFFFH.
↓
When TM0 counts up from FFFFH to 0000H
Figure 7-29. Operation Timing of OVF0 Flag
(7) Contention operation
<1>
Contention between the read period of the 16-bit capture/compare registers (CR00 and CR01) and the
capture trigger input (CR00 and CR01 are used as capture registers.)
The capture trigger input is preceded. The read data of CR00 and CR01 is undefined.
<2>
Match timing contention between the write period of the 16-bit capture/compare registers (CR00 and CR01)
and 16-bit timer counter 0 (TM0). (CR00 and CR01 are used as compare registers.)
A match discrimination is not normally performed. Do not perform the write operation of CR00 and CR01
around the match timing.
(8) Interrupt request signals (INTTM00 and INTTM01)
Even when 16-bit timer/event counter 0 is used as a remote controller receive interrupt generator, interrupt
requests (INTTM00 and INTTM01) are generated. To suppress these interrupt requests, disable them (by
clearing bit 6 (TMMK00) of interrupt control register 0 (TMIC00) and bit 6 (TMMK01) of interrupt control register
1 (TMIC01)).
(9) Valid edges of TI00 and TI01 pins
If the TI00/TIO51 pin is high immediately after system reset, the pin is detected as having a rising edge immediately
after TM0 operation is first enabled. This must be taken into consideration especially when the pin is pulled up.
FFFFH
FFFEH
FFFFH
0000H
0001H
Count pulse
CR00
TM0
OVF0
INTTM00