
139
CHAPTER 7 16-BIT TIMER/EVENT COUNTER
User
’
s Manual U15017EJ2V0UD
(2) Conflict of TM0 clear & start signal, CR00 match signal, and INTREM detection timing
Example
When the interrupt signal is identified by the pulse interval (when RES11, RES10, RES01, and
RES00 are set to 1, 0, 1, and 0)
<1> When INTREM is not generated
The remote controller receive interrupt signal is not generated if the TM0 clear & start signal is generated
before the value of TM0 matches the value of CR00.
<2> When INTREM is generated
If the TM0 clear & start signal, CR00 match signal, and INTREM detection timing conflict, the remote controller
receive interrupt is generated.
The output of the F/F is set by the CR00 match signal and INTREM is generated. The F/F output is reset
by the TM0 clear & start signal.
Count clock
TI00 pin input signal
(noise eliminator output signal)
N
0000 0001 0002 0003
N
5
N
6
N
4
N
3
N
2
N
1
0000 0001 0002 0003 0004 0005 0006
M
TM0
TM0 clear & start
(edge detection 1 output)
CR00 (Min.)
CR01 (Max.)
CR00 match signal
CR01 match signal
F/F output
INTREM detection timing
INTREM
(edge detection 2 output)
No match signal
Interrupt is not generated.
Interrupt is not generated.
Count clock
TI00 pin input signal
(noise eliminator output signal)
N
0000 0001 0002 0003
N
4
N
5
N
6
N
3
N
2
N
1
N
0000 0001 0002 0003 0004 0005
M
TM0
TM0 clear & start
(edge detection 1 output)
CR00 (Min.)
CR01 (Max.)
CR00 match signal
CR01 match signal
Set
Reset
F/F output
INTREM detection timing
INTREM
(edge detection 2 output)
Interrupt is generated.
Interrupt is not generated.