![](http://datasheet.mmic.net.cn/390000/PD784976A_datasheet_16826985/PD784976A_135.png)
135
CHAPTER 7 16-BIT TIMER/EVENT COUNTER
User
’
s Manual U15017EJ2V0UD
7.5 Generation of Remote Controller Receive Interrupt
If the pulse interval of the signal input next to the TI00 pin is between the minimum and maximum values preset
when 16-bit timer/event counter 0 is used, an interrupt request signal is generated as a remote controller signal. This
signal can be identified by the pulse interval, high width, and low width, depending on the setting of bits 4 to 7 (RES00,
RES01, RES10, and RES11) of the remote controller receive mode register (REMM).
Table 7-5. Selection of TI00 Pin Valid Edge and Signal Identifier
7.5.1 Operating procedure
(1) Set 16-bit capture compare register 00 (CR00) and 16-bit capture compare register 01 (CR01) in compare mode
(by clearing bits 0 and 2 (CRC00 and CRC02) of capture/compare control register 0 (CRC0) to 0).
(2) Set the minimum value of the criteria to CR00 and the maximum value to CR01.
(3) Set valid edges 2 and 1 of the TI00 pin by referring to Table 7-5 Selection of TI00 Pin Valid Edge and Signal
Identifier (and by using bits 4 to 7 (RES00, RES01, RES10, and RES11) of REMM).
Set the clear signal of TM0 in clear & start mode to
“
clear signal at valid TI00 edge with bits 4 and 5 (RES00
and RES01) of REMM
”
(bit 1 (REMM1) of REMM is 1) by inputting the valid edge to the TI00 pin.
(4) Set the operation mode of TM0 to clear & start mode (set bits 2 and 3 (TMC02 and TMC03) of 16-bit timer mode
control register 0 (TMC0) to
“
0, 1
”
) by inputting the valid edge to the TI00 pin. The count operation is started
using the count clock (setting the valid edge of TI00 as the count clock is prohibited) specified by bits 0 and 1
(PRM00 and PRM01) of prescaler mode register 0 (PRM0). The timer is cleared when the edge specified by
bits 4 and 5 (RES00 and RES01) of REMM is input to the TI00 pin.
(5) If the value of TM0 matches the value of CR00 (minimum value), the flip-flop (F/F) is set. This F/F is reset when
the value of TM0 matches the value of CR01 (maximum value).
(6) An interrupt request signal (INTREM) is generated if the edge specified by bits 6 and 7 (RES10 and RES11) is
input to the TI00 pin while the F/F is set.
Remark
The valid edge is detected and the clock cycle selected by bit 0 (RSMPC) of REMM is sampled. When
the valid edge has been detected four times, the level is reported to the internal circuit (refer to
7.6 Noise
Eliminator of Remote Controller Receive Interrupt Generator
).
RES01
1
0
0
1
RES11
1
0
1
0
RES00
0
1
1
0
RES10
0
1
0
1
Signal Identified by:
Pulse interval
Pulse interval
Low width
High width
(TM0 Clear Start Timing)
(Rising edge)
(Falling edge)
(Falling edge)
(Rising edge)
(Detection Timing)
(Rising edge)
(Falling edge)
(Rising edge)
(Falling edge)