
Figure 23: ODT Timing Reference Load
Timing reference point
DQ, DM
DQS, DQS#
TDQS, TDQS#
DUT
VREF
VTT = VSSQ
VDDQ/2
ZQ
RZQ = 240Ω
VSSQ
RTT = 25Ω
CK, CK#
Table 36: ODT Timing Definitions
Symbol
Begin Point Definition
End Point Definition
Figure
tAON
Rising edge of CK - CK# defined by the end
point of ODTL on
Extrapolated point at VSSQ
tAOF
Rising edge of CK - CK# defined by the end
point of ODTL off
Extrapolated point at VRTT,nom
tAONPD
Rising edge of CK - CK# with ODT first
being registered HIGH
Extrapolated point at VSSQ
tAOFPD
Rising edge of CK - CK# with ODT first
being registered LOW
Extrapolated point at VRTT,nom
tADC
Rising edge of CK - CK# defined by the end
point of ODTLcnw, ODTLcwn4, or ODTLcwn8
Extrapolated points at VRTT(WR) and
VRTT,nom
Table 37: Reference Settings for ODT Timing Measurements
Measured Parameter
RTT,nom Setting
RTT(WR) Setting
VSW1
VSW2
tAON
RZQ/4
(60Ω)
n/a
50mV
100mV
RZQ/12
(20Ω)
n/a
100mV
200mV
tAOF
RZQ/4
(60Ω)
n/a
50mV
100mV
RZQ/12
(20Ω)
n/a
100mV
200mV
tAONPD
RZQ/4
(60Ω)
n/a
50mV
100mV
RZQ/12
(20Ω)
n/a
100mV
200mV
tAOFPD
RZQ/4
(60Ω)
n/a
50mV
100mV
RZQ/12
(20Ω)
n/a
100mV
200mV
tADC
RZQ/12
(20Ω)
RZQ/2
(120Ω)
200mV
300mV
Note: 1. Assume an RZQ of
240Ω (±1%) and that proper ZQ calibration has been performed at a
stable temperature and voltage (VDDQ = VDD, VSSQ = VSS).
2Gb: x4, x8, x16 DDR3 SDRAM
ODT Characteristics
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
60
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2006 Micron Technology, Inc. All rights reserved.