![](http://datasheet.mmic.net.cn/120000/MC68349FT16_datasheet_3559370/MC68349FT16_297.png)
MOTOROLA
MC68349 USER'S MANUAL
7- 33
NOTE
The DMA module uses only one set of FRZx bits for both
channels. A read or write to either MCR accesses the same
FRZx control bits.
SE—Single-Address Enable
This bit is implemented for future M68300 family compatibility.
1 = In single-address mode, the external data bus is driven during a DMA transfer.
0 = In single-address mode, the external data bus remains in a high-impedance state
during a DMA transfer (used for intermodule DMA).
In dual-address mode, the SE bit has no effect.
Bit 11—Reserved by Motorola
ISM2–ISM0—Interrupt Service Mask
These bits contain the interrupt service mask level for the channel. When the interrupt
service level on the IMB is greater than the interrupt service mask level, the DMA
vacates the bus and negates BR until the interrupt service level is less than or equal to
the interrupt service mask level.
NOTE
When the CPU32+ status register (SR) interrupt priority mask
bits I2–I0 are at a higher level than the DMA ISM bits, the DMA
channel will not start. The channel will begin operation when the
level of the SR I2–I0 bits is less than or equal to the level of the
DMA ISM bits.
SUPV—Supervisor/User
The value of this bit has no effect on registers permanently defined as supervisor-only
access.
1 = The DMA channel registers defined as supervisor/user reside in supervisor data
space and are only accessible from supervisor programs.
0 = The DMA channel registers defined as supervisor/user reside in user data space
and are accessible from either supervisor or user programs.
MAID—Master Arbitration ID
These bits establish bus arbitration priority level among modules that have the capability
of becoming bus master. For the MC68349, the MAID bits are used to arbitrate between
DMA channel 1 and channel 2. If both channels are programmed with the same MAID
level, channel 1 will have priority. These bits are implemented for future M68300 family
compatibility. In the MC68349, only the SIM and the DMA can be bus masters. However,
future versions of the M68300 family may incorporate other modules that may also be
bus masters. For these devices, the MAID bits will be required. For the MAID bits, zero is
the lowest priority and seven is the highest priority.