7600 Series
Mitsubishi Microcomputer
M37640E8-XXXF Preliminary Specification
Timers
7/9/98
2-87
Each time the timer underflows, the Timer Y interrupt request bit is set to a “1”, the contents of the
timer reload latch are loaded into the timer, and the countdown sequence begins again.
2.13.3 Timer 1
Figure 2-106. T123M Register
Timer 1 is an 8-bit timer with an 8-bit reload latch and has a pulse output option.
T123M7 of Timer123 mode register (T123M) is the Timer 1 and 2 Data Write Control Bit. If T123M7
is “1”, data written to Timer 1 is placed only in the Timer 1 reload latch. The latch value is loaded
into Timer 1 after Timer 1 underflows. If T123M7 is “0”, the value written to Timer 1 is placed in
Timer 1 and the Timer 1 reload latch. At reset, T123M7 is set to a “0”.
The output signal TOUT is controlled by T123M5 and T123M6. T123M5 controls the polarity of
TOUT. Setting the bit T123M5 to “1” causes TOUT to start at a low level, and clearing this bit to
“0” causes TOUT to start at a high level. Setting T123M6 to “1” enables TOUT, and clearing T123M6
to “0” disables TOUT.
2.13.3.1
Timer Mode
Count Source:
Φ
/8 or XCin/2
In Timer mode, each time the timer underflows, the corresponding timer interrupt request bit is set to a
“1”, the contents of the timer latch are loaded into the timer, and the count down sequence begins again.
2.13.3.2
Pulse Output Mode
Count Source:
Φ
/8 or XCin/2
Timer 1 Pulse Output mode is enabled by setting T123M6 to “1” and T123M0 to a “0”. Each time
the Timer 1 underflows, the output of the TOUT pin is inverted, and the corresponding Timer 1
interrupt request bit is set to a “1”. The repeated inversion of the TOUT pin output produces a
rectangular waveform with a duty ratio of 50 percent. The initial level of the output is determined by
the TOUT polarity select bit (T123M5). When this bit is “0”, the output starts from a high level.
When this bit is “1”, the output starts from a low level.
T123M0
TOUT Source Selection Bit (bit 0)
0: TOUT = Timer 1 output
1: TOUT = Timer 2 output
Timer 1 Stop Bit (bit 1)
0: Timer running
1: Timer stopped
Timer 1 Count Source Select Bit (bit 2)
0:
Φ
divided by 8
1: XCin divided by 2
Timer 2 Count Source Select Bit (bit 3)
0: Timer 1 underflow signal
1:
Φ
Timer 3 Count Source Select Bit (bit 4)
0: Timer 1 underflow signal
1:
Φ
divided by 8
TOUT Output Active Edge Selection Bit (bit 5)
0: Start on high output
1: Start on low output
TOUT Output Control Bit (bit 6)
0: TOUT output disabled
1: TOUT output enabled
Timer 1 and 2 Data Write Control Bit (bit 7)
0: Write data in latch and timer
1: Write data in latch only
T123M1
T123M2
T123M3
T123M4
T123M5
T123M6
T123M7
MSB
7
LSB
0
T123M7
T123M6
T123M5
T123M4
T123M3
T123M1
T123M0
Access: R/W
Reset: 00
16
T123M2
Address: 0029
16