- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370847 > M37640E8 (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | M37640E8 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER |
| 中文描述： | 單芯片8位CMOS單片機(jī) |
| 文件頁數(shù)： | 66/172頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | M37640E8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
2-54
7/9/98
Universal Serial Bus
7600 Series
M37640E8-XXXF Preliminary Specification
Mitsubishi Microcomputers
MAXP > half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a “1” after it
has successfully received a packet of data from the host. The CPU writes a “0” to the
OUT_PKT_RDY bit after the packet of data is unloaded from the OUT FIFO by the CPU/DMAC.
MAXP <= half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a “1” after it
has successfully received a packet of data from the host. The CPU writes a “0” to the
OUT_PKT_RDY bit after the packet of data is unloaded from the OUT FIFO by the CPU/DMAC. In
this configuration, the FIFO can hold upto two data packets at the same time, for back-to-back
reception. Therefore, the OUT_PKT_RDY bit may remain set after the CPU writes a “0” to it if there
is another packet in the OUT FIFO.
Endpoint 1-4 OUT FIFO Operation when AUTO_CLR (bit 7 of OUT CSR) = “1”
:
MAXP > half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a “1” after it
has successfully received a packet of data from the host. The USB FCU clears the OUT_PKT_RDY
bit to a ‘0’ automatically when the number of bytes of data equal to the MAXP (maximum packet
size) is unloaded from the OUT FIFO by the CPU/DMAC.
MAXP <= half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a “1” after it
has successfully received a packet of data from the host. The USB FCU clears the OUT_PKT_RDY
bit to a “0” automatically when the number of bytes of data equal to the MAXP (maximum packet
size) is unloaded from the OUT FIFO by the CPU/DMAC. In this configuration, the FIFO can hold up
to two data packets at the same time, for back-to-back reception. Therefore, the OUT_PKT_RDY bit
may remain set after one packet (size equal to MAXP) of data is unloaded if there is another packet
in the OUT FIFO.
A software flush acts as if a packet is being unloaded from the OUT FIFO. If there is one packet in
the OUT FIFO, a flush will cause the OUT FIFO to be empty, if there are two packets in the OUT
FIFO, a flush will cause the older packet to be flushed out from the OUT FIFO.
Special case for OUT endpoint 1
: In addition to the OUT FIFO operations described above, the
DMAC can also start unloading the OUT FIFO as soon as there is data in it (byte-by-byte transfer).
This feature should only be used with ISO transfers. See section 2.11 "Direct Memory Access
Controller" on page 2-69 for details.
2.9.4
USB Special Function Registers
The MCU controls USB operation through the use of special function registers (SFR). This section
describes in detail each USB related SFR. Certain USB SFRs are endpoint-indexed: the Control &
Status Registers (IN CSR and OUT CSR), the Maximum Packet Size Registers (IN MAXP and OUT
MAXP), and the Write Count Registers (OUT WRT CNT). To access each endpoint-indexed SFR, the
target endpoint number should be written to the Endpoint Index Register first. The lower 3 bits
(EPINDX2:0) of the Endpoint Index Register are used for endpoint selection.
Note:
Each endpoint’s FIFO Register is NOT endpoint-indexed.
Some USB special function registers have a mix of read/write, read only, and write only register bits.
Additionally, the bits may be configured to allow the user to write only a “0” or a “1” to individual
bits. When accessing these registers, writing a “0” to a register that can only be set to a “1” by the
CPU will have no affect on that register bit. Each figure and description of the special function
registers will detail this operation.
The
USB Control Register,
shown in Figure 2-64
,
is used to control the USB FCU. This register is
not reset by a USB reset signaling. After the USB is enabled (USBC7 set to “1”), a minimum delay
of 250 ns (three 12Mhz clock periods) is needed before performing any other USB register read/write
operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37641F8-XXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641M8-XXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641M8 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37640E8FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37640E8FS | 功能描述:EPROM MCU/8BIT CMOS EMULATION CH RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37640M4T | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37640M8-111FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37640M8-126FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。