- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370847 > M37640E8 (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | M37640E8 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER |
| 中文描述： | 單芯片8位CMOS單片機(jī) |
| 文件頁(yè)數(shù)： | 79/172頁(yè) |
| 文件大?。?/td> | 1193K |
| 代理商： | M37640E8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)當(dāng)前第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
7600 Series
Mitsubishi Microcomputer
M37640E8-XXXF Preliminary Specification
Master CPU Bus Interface
7/9/98
2-67
Figure 2-90. Data Bus Buffer Control Register 0
Figure 2-91. Data Bus Buffer Status Register 1
Figure 2-92. Data Bus Buffer Control Register 1
DBBC00
OBF Output Selection Bit (bit 0)
0: P5
2
pin is operated as GPIO
1: P5
pin is operated as OBF
0
output pin
IBF Output Selection Bit (bit 1)
0: P5
3
pin is operated as GPIO
1: P5
pin is operated as IBF
0
output pin
IBF
Interrupt Selection Bit (bit 2)
0: IBF
0
interrupt is generated by both write-data (A
0
= “0”) and write-command (A
0
= “1”)
1: IBF
interrupt is generated by write-command (A
0
= “1”) only
Output buffer 0 empty interrupt disable Bit (bit 3)
0: Enabled
1: Disabled
Input buffer 0 full interrupt disable Bit (bit 4)
0: Enabled
1: Disabled
Reserved (Read/Write “0”)
Master CPU Bus Interface Enable Bit (bit 6)
0: P6
0
-P6
7
, P5
4
-P5
7
are GPIO pins
1: P6
-P6
, P5
-P5
are bus interface signals DQ0-DQ7, S
0
, A
0
, R, W respectively.
Bus Interface Type Selection Bit (bit 7)
0: RD, WR separate type bus
1: R/W type bus.
DBBC01
DBBC02
DBBC03
DBBC04
DBBC05
DBBC06
DBBC07
MSB
7
LSB
0
DBBC06
DBBC01
DBBC00
Access: R/W
Reset: 00
16
DBBC02
DBBC07
Address: 004A
16
DBBC03
DBBC04
Reserved
MSB
7
LSB
0
DBBS16
DBB15
DBBS14
DBBS13
DBBS11
DBBS10
DBBS10
Output Buffer Full (OBF
1
) Flag (bit 0)
0: Output buffer empty.
1: Output buffer full.
Input Buffer Full (IBF
) Flag (bit 1)
0: Input buffer empty.
1: Input buffer full.
User Definable (U2) Flag (bit 3)
A
0
(A
) Flag (bit 2)
Indicates the A
status when IBF flag is set
User Definable (U4) Flag (bit 4)
User Definable (U5) Flag (bit 5)
User Definable (U6) Flag (bit 6)
User Definable (U7) Flag (bit 7)
DBBS11
DBBS12
DBBS13
DBBS14
DBBS15
DBBS16
DBBS17
Access: R/W
Reset: 00
16
DBBS12
DBBS17
Address: 004D
16
DBBC10
OBF
Output Selection Bit (bit 0)
0: P7
4
pin is operated as GPIO
1: P7
pin is operated as OBF
1
output pin if DBBC17 = “1”
IBF
Output Selection Bit (bit 1)
0: P7
3
pin is operated as GPIO
1: P7
pin is operated as IBF
1
output pin if DBBC17 = “1”
IBF
Interrupt Selection Bit (bit 2)
0: IBF
1
interrupt is generated by both write-data (A
0
= “0”) and write-command (A
0
= “1”)
1: IBF
interrupt is generated by write-command (A
0
= “1”) only
Output Buffer 1 Empty interrupt disable Bit (bit 3)
0: Enabled
1: Disabled
Input Buffer 1 Full interrupt disable Bit (bit 4)
0: Enabled
1: Disabled
Reserved (Read/Write “0”)
Reserved (Read/Write “0”)
Data Bus Buffer Function Selection Bit (bit 7)
0: Single data bus buffer - P7
2
is used as GPIO
1: Double data bus buffer - P7
2
is used as S
1
input
DBBC11
DBBC12
DBBC13
DBBC14
DBBC15
DBBC16
DBBC17
MSB
7
LSB
0
DBBC11
DBBC10
Access: R/W
Reset: 00
16
DBBC12
DBBC17
Address: 004E
16
Reserved
DBBC13
DBBC14
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37641F8-XXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641M8-XXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641M8 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37640E8FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37640E8FS | 功能描述:EPROM MCU/8BIT CMOS EMULATION CH RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37640M4T | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37640M8-111FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37640M8-126FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。