- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367493 > L84225 L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02 PDF資料下載
參數(shù)資料
| 型號： | L84225 |
| 英文描述： | L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02 |
| 中文描述： | L84225 100BaseTX/FX/10BaseT物理層設(shè)備的技術(shù)手冊，4月2日 |
| 文件頁數(shù)： | 81/118頁 |
| 文件大?。?/td> | 890K |
| 代理商： | L84225 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當(dāng)前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
Application Information
Copyright 1999-2002 by LSI Logic Corporation. All rights reserved.
81 of 118
April, 2002
The L84225 also offers RMII (Reduced MII) interface as a selectable
option for use with controllers (MACs) supporting RMII operation. By
holding the RMII_EN pin high, the RMII interface is enabled, cutting the
required interface signals from 16 to 6. This is a significant savings in
board interconnect for high port count systems.
For normal MII operation, the RMII_EN pin should be tied to GND. Refer
to the RMII description in Section 2 for details of the interface operation.
4.6.2 Clocks
Standard Ethernet controllers with an MII use TXCLK to clock data in on
inputs TXD[3:0]. TXCLK is specified in IEEE 802.3 and on the L84225
to be an output. The L84225 requires a 25 MHz reference frequency in
MII mode, and 50 MHz in RMII mode. This reference frequency must be
applied to the CLKIN pin. CLKIN generates TXCLK inside the L84225;
thus, data can be clocked into the L84225 on the rising edge of output
clock TXCLK or on the rising edge of input clock CLKIN.
If a nonstandard controller is used to interface to the L84225, or in
Repeater Applications, there may be a need to clock TXD[3:0] into the
L84225 on the rising edge CLKIN. Where CLKIN is used as the input
clock, TXCLK can be left open or used for another purpose.
4.6.3 MII Disable
The MII outputs can be placed in the high impedance state and inputs
disabled by setting the MII disable bit in the MI serial port Control
register. When this bit is set to the disable state, the TP and FX outputs
are both disabled and transmission is inhibited. The default value of this
bit when the device powers up or is reset is dependent on the device
address. If the device address latched into PHYAD[4:0] at reset is 11111,
it is assumed that the device is being used in applications where there
maybe more than one device sharing the MII bus, like external PHYs or
adapter cards, so the device powers up with the MII interface disabled.
If the device address latched into PHYAD[4:0] at reset is not 11111, it is
assumed that the device is being used in an application where it is the
only device on the MII bus, like hubs, so the device powers up with the
MII interface enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L84302 | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L84225/B1 | 制造商:LSI Corporation 功能描述: |
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。