參數(shù)資料
型號(hào): L84225
英文描述: L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02
中文描述: L84225 100BaseTX/FX/10BaseT物理層設(shè)備的技術(shù)手冊(cè),4月2日
文件頁(yè)數(shù): 20/118頁(yè)
文件大小: 890K
代理商: L84225
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)
20 of 118
April, 2002
L84225 Quad 100BaseTX/FX/10BaseT Phys. Layer Device - Technical Manual
Copyright 1999-2002 by LSI Logic Corporation. All rights reserved.
The CLKIN clock frequency must be 50 MHz instead of 25 MHz.
All timing for both transmit and receive is referenced to a single clock
on CLKIN instead of TXCLK for transmit and RXCLK for receive.
An elastic buffer is present in the receive data path to account for
any difference between the CLKIN and receive data frequencies. The
elastic buffer is 32 bits in length. Input data from the receiver fills the
buffer to a predetermined threshold level before data is passed to the
RMII outputs. This threshold level can be configured to either 4 bits
or 16 bits by appropriately setting the RMII threshold select bit in the
MI serial port Global Configuration register.
The MII RXDV and CRS inputs are combined into one signal that is
outputted on the CRS pin. CRS is asserted active high when
incoming packet data is detected on the receive inputs. It stays
asserted high until packet data is no longer detected, and it toggles
at a 25 MHz rate (low for first di-bit of MII nibble, high for second,
etc.) from the end of the packet data detection until end of valid data
transfer from the elastic buffer. During this toggling interval, valid data
is still being output on RXD[1:0]. CRS is finally deasserted when all
data has been output from the internal elastic buffer on RXD[1:0].
RXD[1:0]=00 from start of CRS until valid data is ready to be output.
TXEN to CRS loopback is disabled.
Any packet that contains an error will assert RXER and substitute
RXD[1:0]=10 for all the data bits from the error detect point until the
end of packet.
2.2.5 RMII - 10 Mbps
10 Mbps RMII operation is identical to 100 Mbps RMII operation, except:
The CLKIN frequency remains at 50 Mhz (same as 100 Mbps
operation).
Each data di-bit must be input on TXD[1:0] for ten consecutive
CLKIN cycles.
Each data di-bit will be output on RXD[1:0] for ten consecutive
CLKIN cycles.
相關(guān)PDF資料
PDF描述
L84302 L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02
L8560 Low-Power SLIC with Ringing
L8567 SLIC for Peoples Republic of China Applications
L8567-32PLCC Telecommunication IC
L8567-44PLCC Telecommunication IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L84225/B1 制造商:LSI Corporation 功能描述:
L8446-04 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-06 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-07 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-41 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES