- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379097 > CY7C67200 (Cypress Semiconductor Corp.) EZ-OTG Programmable USB On-The-Go Host/Peripheral Controller(EZ-OTG可編程USB On-The-Go主機(jī)/外圍設(shè)備控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C67200 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | EZ-OTG Programmable USB On-The-Go Host/Peripheral Controller(EZ-OTG可編程USB On-The-Go主機(jī)/外圍設(shè)備控制器) |
| 中文描述： | 的EZ - OTG公司可編程的USB On - The - Go的主機(jī)/外設(shè)控制器（的EZ - OTG公司可編程的USB On - The - Go的主機(jī)/外圍設(shè)備控制器） |
| 文件頁(yè)數(shù)： | 4/82頁(yè) |
| 文件大小： | 1719K |
| 代理商： | CY7C67200 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
CY7C67200
Document #: 38-08014 Rev. *F
Page 4 of 82
5.4.1
Supports baud rates of 900 to 115.2K
8-N-1
UART Features
5.4.2
UART Pins
5.5
EZ-OTG provides a master only I2C interface for external se-
rial EEPROM’s. The serial EEPROM can be used to store ap-
plication specific code and data. This I2C interface is only to
be used for loading code out of EEPROM, it is not a general
I2C interface. The I2C EEPROM interface is a BIOS imple-
mentation and is exposed through GPIO pins. Refer to the
BIOS documentation for additional details on this interface.
I
2
C EEPROM Interface
5.5.1
Supports EEPROM’s up to 64 KB (512K bit)
Auto-detection of EEPROM size
I
2
C EEPROM Features
5.5.2
I
2
C EEPROM Pins
5.6
EZ-OTG provides an SPI interface for added connectivity. EZ-
OTG may be configured as either an SPI master or SPI slave.
The SPI interface can be exposed through GPIO pins or the
External Memory port.
Serial Peripheral Interface
5.6.1
Master or slave mode operation
DMA block transfer and PIO byte transfer modes
Full duplex or half duplex data communication
8-byte receive FIFO and 8-byte transmit FIFO
Selectable master SPI clock rates from 250 kHz to 12 MHz
Selectable master SPI clock phase and polarity
Slave SPI signaling synchronization and filtering
Slave SPI clock rates up to 2 MHz
Maskable interrupts for block and byte transfer modes
SPI Features
Individual bit transfer for non-byte aligned serial communi-
cation in PIO mode
Programmable delay timing for the active/in-active master
SPI clock
Auto or manual control for master mode slave select signal
Complete access to internal memory
5.6.2
The SPI port has a few different pin location options as shown
in
Table 5-7
. The pin location is selectable via the GPIO Con-
trol register [0xC006].
SPI Pins
5.7
EZ-OTG provides an HSS interface. The HSS interface is a
programmable serial connection with baud rate from 9600
baud to 2M baud. The HSS interface supports both byte and
block mode operations as well as hardware and software
handshaking. Complete control of EZ-OTG can be accom-
plished through this interface via an extensible API and com-
munication protocol. The HSS interface can be exposed
through GPIO pins or the External Memory port.
High-Speed Serial Interface
5.7.1
8-bit, no parity code
Programmable baud rate from 9600 baud to 2M baud
Selectable 1- or 2-stop bit on transmit
Programmable inter-character gap timing for Block
Transmit
8-byte receive FIFO
Glitch filter on receive
Block mode transfer directly to/from EZ-OTG internal
memory (DMA transfer)
Selectable CTS/RTS hardware signal handshake protocol
Selectable XON/XOFF software handshake protocol
Programmable Receive interrupt, Block Transfer Done
interrupts
Complete access to internal memory
HSS Features
5.7.2
HSS Pins
Table 5-5. UART Interface Pins
Pin Name
TX
RX
Pin Number
B5
B4
Table 5-6. I
2
C EEPROM Interface Pins
Pin Name
Pin Number
SMALL EEPROM
SCK
SDA
H3
F3
LARGE EEPROM
SCK
SDA
F3
H3
Table 5-7. SPI Interface Pins
Pin Name
nSSI
SCK
MOSI
MISO
Pin Number
F6 or C6
D5
D4
C5
Table 5-8. HSS Interface Pins
Pin Name
CTS
RTS
RX
TX
Pin Number
F6
E4
E5
E6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C68320C | EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器) |
| CY7C68301C | EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器) |
| CY7C68300C | EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器) |
| CY7C68321C | EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器) |
| CY8C20434 | PSoC Mixed-Signal Array(PSoC混合信號(hào)陣列) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C672001-48BAXI | 功能描述:8位微控制器 -MCU CY7C672001-48BAXI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| CY7C672001-48BAXIT | 功能描述:8位微控制器 -MCU CY7C672001-48BAXIT RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| CY7C67200-48BAXI | 功能描述:USB 接口集成電路 LO PWR OTG IND RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C67200-48BAXIT | 功能描述:USB 接口集成電路 LO PWR OTG IND RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C67300-100AI | 制造商:Cypress Semiconductor 功能描述:INTERFACE MISC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。