參數(shù)資料
型號： CY7C67200
廠商： Cypress Semiconductor Corp.
英文描述： EZ-OTG Programmable USB On-The-Go Host/Peripheral Controller(EZ-OTG可編程USB On-The-Go主機(jī)/外圍設(shè)備控制器)
中文描述： 的EZ - OTG公司可編程的USB On - The - Go的主機(jī)/外設(shè)控制器（的EZ - OTG公司可編程的USB On - The - Go的主機(jī)/外圍設(shè)備控制器）
文件頁數(shù)： 32/82頁
文件大小： 1719K
代理商： CY7C67200
CY7C67200
Document #: 38-08014 Rev. *F
Page 32 of 82
Register Description
The Device n Endpoint n Count register designates the maximum packet size that can be received from the host for OUT transfers
for a single endpoint. This register also designates the packet size to be sent to the host in response to the next IN token for a
single endpoint. The maximum packet length is 1023 bytes in ISO mode. There are a total of eight endpoints for each of the two
ports. All endpoints have the same definition for their Device n Endpoint n Count register.
Count
(Bits [9:0])
The Count field sets the current transaction packet length for a single endpoint.
Reserved
All reserved bits must be written as ‘0’.
8.5.4
Device n Endpoint 0 Status Register [Device 1: 0x0206 Device 2: 0x0286]
Device n Endpoint 1 Status Register [Device 1: 0x0216 Device 2: 0x0296]
Device n Endpoint 2 Status Register [Device 1: 0x0226 Device 2: 0x02A6]
Device n Endpoint 3 Status Register [Device 1: 0x0236 Device 2: 0x02B6]
Device n Endpoint 4 Status Register [Device 1: 0x0246 Device 2: 0x02C6]
Device n Endpoint 5 Status Register [Device 1: 0x0256 Device 2: 0x02D6]
Device n Endpoint 6 Status Register [Device 1: 0x0266 Device 2: 0x02E6]
Device n Endpoint 7 Status Register [Device 1: 0x0276 Device 2: 0x02F6]
Device n Endpoint n Status Register [R/W]
Figure 8-32. Device n Endpoint n Status Register
Register Description
The Device n Endpoint n Status register provides packet status
information for the last transaction received or transmitted.
This register is updated in hardware and does not need to be
cleared by firmware. There are a total of eight endpoints for
each of the two ports. All endpoints have the same definition
for their Device n Endpoint n Status register.
The Device n Endpoint n Status register is a memory-based
register that must be initialized to 0x0000 before USB Device
operations are initiated. After initialization, this register must
not be written to again.
Overflow Flag
(Bit 11)
The Overflow Flag bit indicates that the received data in the
last data transaction exceeded the maximum length specified
in the Device n Endpoint n Count register. The Overflow Flag
should be checked in response to a Length Exception signified
by the Length Exception Flag set to ‘1’.
1:
Overflow condition occurred
0:
Overflow condition did not occur
Underflow Flag
(Bit 10)
The Underflow Flag bit indicates that the received data in the
last data transaction was less then the maximum length
specified in the Device n Endpoint n Count register. The
Underflow Flag should be checked in response to a Length
Exception signified by the Length Exception Flag set to ‘1’.
1:
Underflow condition occurred
0:
Underflow condition did not occur
OUT Exception Flag
(Bit 9)
The OUT Exception Flag bit indicates when the device
received an OUT packet when armed for an IN.
1:
Received OUT when armed for IN
0:
Received IN when armed for IN
I
N Exception Flag
(Bit 8)
The IN Exception Flag bit indicates when the device received
an IN packet when armed for an OUT.
1:
Received IN when armed for OUT
0:
Received OUT when armed for OUT
Stall Flag
(Bit 7)
Bit #
15
14
13
12
11
10
9
8
Field
Reserved
Overflow
Flag
Underflow
Flag
OUT
Exception Flag
IN
Exception Flag
Read/Write
-
-
-
-
R/W
R/W
R/W
R/W
Default
X
X
X
X
X
X
X
X
Bit #
7
6
5
4
3
2
1
0
Field
Stall
Flag
NAK
Flag
Length
Exception Flag
Set-up
Flag
Sequence
Flag
Time-out
Flag
Error
Flag
ACK
Flag
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
X
X
X
X
X
X
X
X
相關(guān)PDF資料
PDF描述
CY7C68320C EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器)
CY7C68301C EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器)
CY7C68300C EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器)
CY7C68321C EZ-USB AT2LP USB 2.0 to ATA/ATAPI Bridge(EZ-USB AT2LP USB 2.0到ATA/ATAPI橋接器)
CY8C20434 PSoC Mixed-Signal Array(PSoC混合信號陣列)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C672001-48BAXI 功能描述:8位微控制器 -MCU CY7C672001-48BAXI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
CY7C672001-48BAXIT 功能描述:8位微控制器 -MCU CY7C672001-48BAXIT RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
CY7C67200-48BAXI 功能描述:USB 接口集成電路 LO PWR OTG IND RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
CY7C67200-48BAXIT 功能描述:USB 接口集成電路 LO PWR OTG IND RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
CY7C67300-100AI 制造商:Cypress Semiconductor 功能描述:INTERFACE MISC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*