- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256038 > BX80530C1400512 (INTEL CORP) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370 PDF資料下載
參數(shù)資料
| 型號(hào)： | BX80530C1400512 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370 |
| 封裝： | FLIP CHIP, PGA-370 |
| 文件頁數(shù)： | 7/94頁 |
| 文件大?。?/td> | 1775K |
| 代理商： | BX80530C1400512 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
Datasheet
7
Intel Pentium III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
For the processor to fully realize the low current consumption of the Stop-Grant, Sleep and Deep
Sleep states, a Model Specific Register (MSR) bit must be set. For the MSR at 02AH (Hex), bit 26
must be set to a ‘1’ (this is the power on default setting) for the processor to stop all internal clocks
during these modes. For more information, see the Intel Architecture Software Developer’s
Manual, Volume 3: System Programming Guide.
2.2.1
Normal State—State 1
This is the normal operating state for the processor.
2.2.2
AutoHALT Powerdown State—State 2
AutoHALT is a power state entered when the processor executes the HALT instruction. The
processor transitions to the Normal state upon the occurrence of SMI#, INIT#, or LINT[1:0] (NMI,
INTR). RESET# causes the processor to immediately initialize itself.
The return from a System Management Interrupt (SMI) handler can be to either Normal Mode or
the AutoHALT Power Down state. See the Intel Architecture Software Developer’s Manual,
Volume III: System Programmer’s Guide for more information.
FLUSH# is serviced during the AutoHALT state, and the processor will return to the AutoHALT
state.
Figure 3. Stop Clock State Machine
PCB757a
2. Auto HALT Pow er Dow n State
BCLK running.
Snoops and interrupts allowed.
HALT Instruction and
HALT B us Cycle Generated
INIT#, B INIT#, INTR,
SM I#, RESET#
1. Norm al State
Norm al execution.
STPCLK#
Asserted
STPCLK#
De-asserted
3. Stop G rant State
BCLK running.
Snoops and interrupts allowed.
SLP#
Asserted
SLP #
De-asserted
5. Sleep S tate
BCLK running.
No snoops or interrupts allowed.
BC LK
Input
Stopped
BCLK
Input
Restarted
6. Deep S leep State
BCLK stopped.
No snoops or interrupts allowed.
4. HALT/G rant Snoop S tate
BCLK running.
Service snoops to caches.
Snoop Event O ccurs
Snoop Event S erviced
Snoop
Event
Occurs
Snoop
Event
Serviced
STPCLK # Asserted
S TPCLK# De-asserted
and Stop-Grant State
entered from
AutoHALT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61743F3-222L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-270K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-410Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-472Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61743F3-482K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80530F1100256 | 制造商:Intel 功能描述:CELERON PROCESSOR - Boxed Product (Development Kits) |
| BX80530F1200256 | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 64-BIT 0.13UM 1.2GHZ 370-PIN FCPGA2 - Boxed Product (Development Kits) |
| BX80530F1300256 | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 64-BIT 0.13UM 1.3GHZ 370-PIN FCPGA2 - Boxed Product (Development Kits) |
| BX80530F1400256 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| BX80531NK170G | 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.18UM 1.7GHZ - Boxed Product (Development Kits) 制造商:Intel 功能描述:P4 Socket 478 1.7GHz with fan |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。