參數(shù)資料
型號(hào)： BX80530C1400512
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370
封裝： FLIP CHIP, PGA-370
文件頁(yè)數(shù)： 13/94頁(yè)
文件大?。?/td> 1775K
代理商： BX80530C1400512
12
Datasheet
Intel Pentium III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
2.6
Voltage Identification
There are five voltage identification (VID) pins on the PGA370 socket. These pins can be used to
support automatic selection of VCCCORE voltages. The VID pins for the Intel Pentium III
processor with 512KB L2 Cache are open drain signals versus opens or shorts found on the
previous Intel
Pentium III processors in the FC-PGA package. Refer to Table 10 for level
specifications for the VID signals. This pull-up resistor may be either external logic on the
motherboard or internal to the Voltage Regulator.
The VID signals rely on a 3.3V pull-up resistor to set the signal to a logic high level. The VID pins
are needed to fully support voltage specification variations on current and future processors. The
voltage selection range for the processor is defined in Table 3. The VID25mV signal is a new
signal that allows the voltage regulator or voltage regulator module (VRM) to output voltage levels
in 25mV increment necessary for the Intel Pentium III processor with 512KB L2 Cache only.
The legacy Pentium III processor in the FC-PGA package will not have this VID25mV signal.
The VID25mV pin location is actually a Vss pin on the Pentium III processor (CPUID = 068xh).
By connecting the VID25mV signal to the Vss pin, it will disable the 25mV stepping granularity
output and the regulator will resort to 50mV stepping increment. The voltage regulator or VRM
must supply the voltage that is requested or disable itself.
In addition to the new signal “VID25mV”, the Intel Pentium III processor with 512KB L2
Cache will introduce a second new signal labeled as “VTT_PWRGD”. The VTT_PWRGD signal
informs the platform that the VID and BSEL signals are stable and should be sampled. During
power-up, the VID signals will be in an indeterminate state for a small period of time. The voltage
regulator or the VRM should not latch the VID signals until the VTT_PWRGD signal is asserted
by the VRM and sampled active. The assertion of the VTT_PWRGD signal indicates the VID
signals are stable and are driven to the final state by the processor. Refer to Figure 14 for power-up
timing sequence for the VTT_PWRGD and the VID signals.
Figure 5. Differential/Single-Ended Clocking Example
BCLK
BCLK#
Clock
Driver
Processor or
Chipset
Clock
Driver
BCLK
Processor
or Chipset
相關(guān)PDF資料
PDF描述
BU-61743F3-222L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-270K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-410Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-472Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-482K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80530F1100256 制造商:Intel 功能描述:CELERON PROCESSOR - Boxed Product (Development Kits)
BX80530F1200256 制造商:Intel 功能描述:MPU CELERON PROCESSOR 64-BIT 0.13UM 1.2GHZ 370-PIN FCPGA2 - Boxed Product (Development Kits)
BX80530F1300256 制造商:Intel 功能描述:MPU CELERON PROCESSOR 64-BIT 0.13UM 1.3GHZ 370-PIN FCPGA2 - Boxed Product (Development Kits)
BX80530F1400256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80531NK170G 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.18UM 1.7GHZ - Boxed Product (Development Kits) 制造商:Intel 功能描述:P4 Socket 478 1.7GHz with fan
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*