參數(shù)資料
型號(hào): BX80530C1400512
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370
封裝: FLIP CHIP, PGA-370
文件頁數(shù): 10/94頁
文件大小: 1775K
代理商: BX80530C1400512
10
Datasheet
Intel Pentium III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
2.3
Power and Ground Pins
The operating voltage for the Intel Pentium III processor with 512KB L2 Cache is the same for
the core and the L2 cache. VCCCORE is defined as the power pins that supply voltage to the
processor’s core and cache. The voltage regulator module (VRM) or voltage regulator is
controlled by the five voltage identification (VID) signals driven by the processor.
The VID
signals specify the voltage required by the processor core. Refer to Section 2.6 for further details
on the VID voltage settings.
The Intel Pentium III processor with 512KB L2 cache has 74 VCCCORE, 7 VREF, 20 VTT,
VCCCMOS1.5, VCCCMOS1.8, VCCCMOS2.0 and 74 VSS inputs. The VREF inputs are used as the AGTL
reference voltage for the processor. The VTT inputs (1.25V) are used to provide an AGTL
termination voltage to the processor. VCCCMOS1.5 and VCCCMOS1.8 and VCCCMOS2.0 are not
voltage input pins to the processor but rather voltage sources for the pullup resistors which are
connected to CMOS (non-AGTL) input/output signals driven to/from the processor. The VSS
inputs are ground pins for the processor core and L2 cache.
On the platform, all VCCCORE pins must be connected to a voltage island (an island is a portion of
a power plane that has been divided, or an entire plane) to minimize any voltage drop that may
occur due to trace impedance. It is also highly recommended for the platform to provide either a
voltage island or a wide trace for the VTT pins. Similarly, all Vss pins must be connected to a
system ground plane. These recommendations can be found in the platform design guide layout
section.
2.3.1
Phase Lock Loop (PLL) Power
It is highly critical that phase lock loop power delivery to the processor meets Intel’s requirements.
A low pass filter is required for power delivery to pins PLL1 and PLL2. This serves as an isolated,
decoupled power source for the internal PLL. Please refer to the Phase Lock Loop Power section in
the appropriate platform design guide for the recommended filter implementation.
Figure 4. PLL Filter Specification
相關(guān)PDF資料
PDF描述
BU-61743F3-222L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-270K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-410Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-472Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-61743F3-482K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80530F1100256 制造商:Intel 功能描述:CELERON PROCESSOR - Boxed Product (Development Kits)
BX80530F1200256 制造商:Intel 功能描述:MPU CELERON PROCESSOR 64-BIT 0.13UM 1.2GHZ 370-PIN FCPGA2 - Boxed Product (Development Kits)
BX80530F1300256 制造商:Intel 功能描述:MPU CELERON PROCESSOR 64-BIT 0.13UM 1.3GHZ 370-PIN FCPGA2 - Boxed Product (Development Kits)
BX80530F1400256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80531NK170G 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.18UM 1.7GHZ - Boxed Product (Development Kits) 制造商:Intel 功能描述:P4 Socket 478 1.7GHz with fan